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Abstract
The emerging technology of image communication over wireless transmission
channels requires several new challenges to be simultaneously met at the algorithm and
architecture levels.

At the algorithm level, desirable features include high coding

performance, bit stream scalability, robustness to transmission errors and suitability for
content-based coding schemes. At the architecture level, we require efficient
architectures for construction of portable devices with small size and low power
consumption. An important question is to ask if a single coding algorithm can be
designed to meet the diverse requirements. Recently, researchers working on improving
different features have converged on a set of coding schemes commonly known as
embedded wavelet algorithms. Currently, these algorithms enjoy the highest coding
performances reported in the literature. In addition, embedded wavelet algorithms have
the natural feature of being able to meet a target bit rate precisely. Furthermore, work
on improving the algorithm robustness has shown much promise. The potential of
embedded wavelet techniques has been acknowledged by its inclusion in the new
JPEG2000 and MPEG-4 image and video coding standards.
The consideration now is whether the algorithms can be efficiently implemented in
hardware. Whereas much work has been accomplished at the algorithm level, the same
cannot be said at the architecture level. The disparity between the algorithm level and
the architecture level is surprising considering that we need both levels to construct
portable multimedia devices. Unlike hardware architectures in general, the complexity
in embedded wavelet architectures does not only lie in its computational and storage
requirements.

The additional complexity lies in designing tree searching schemes

which can be efficiently implemented in hardware. Our focus is to design suitable tree

searching schemes for hardware implementation. There are basically two approaches
for tree searching architectures: iterative or noniterative schemes. The noniterative
scheme simplifies the tree searching but suffers from the possibility of misprediction.
In this thesis, we return to the original concept of embedded wavelet algorithms using
iterative tree searching.

The significance of this work is to embrace iterative tree

searching schemes wholeheartedly and to develop schemes which can be efficiently
implemented in hardware. The iterative tree searching schemes do not suffer from
misprediction.
The approach taken in this thesis is to adopt a top-down design methodology
beginning from algorithm investigation and ending at hardware implementation. We
begin by looking at the variations in embedded wavelet algorithms. We propose tree
searching schemes based on the depth-first search (DFS).
advantages for hardware implementation.

The DFS gives several

The DFS algorithms have low storage

requirements, simple computations and allows for efficient addressing of the nodes in
the tree structure. The coding performances of the DFS variants are only slightly lower
than its original algorithms. Furthermore, the DFS allows for novel bit stream (BS)
architectures where the coefficient magnitude bits are not stored and are processed as
they flow through the architectures resulting in fast architectures with low complexity.
We present a DFS BS embedded wavelet system which can be switched to perform
encoding and decoding on the same device.

The coding system is suitable for

implementation on DSP processors, field programmable logic devices or VLSI and is a
promising solution for video coding applications in general and for portable video
communicators in particular. The final part of the thesis discusses the applications of
the DFS algorithms for robust coding and content-based coding applications.
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Chapter 1

Introduction
The emergmg technology of image communication over wireless transmission
channels requires several new challenges to be simultaneously met at the algorithm and
architecture levels. At the algorithm level, desirable features include high coding
performance, bit stream scalability, robustness to transmission errors and suitability for
content-based coding schemes. The first feature of high coding performance is essential
to satisfy the limited bandwidth of wireless channels which are not currently met by
conventional standards such as JPEG, MPEG and H.263. Bit stream scalability include
rate scalability and spatial scalability. Rate scalability is a useful feature where the
number of bits to be transmitted can be dynamically varied to suit the channel
bandwidth at a particular time. Spatial scalability provides the option for multimedia
applications with different screen resolutions. The third desirable feature is robustness
of the transmitted bit stream over the wireless channel.

Wireless communication

channels suffer from burst errors in which a large number of consecutive bits are lost or
corrupted by the channel fading effect. The fourth desirable feature is suitability for
content-based coding schemes which is an important component in the new MPEG-4
standard. At the architecture level, we require efficient architectures for construction of
portable devices with small size and low power consumption.
An important question is to ask if a single coding algorithm can be designed to meet
the diverse requirements. In previous coding schemes, researchers adopted the divide
and conquer approach where a single feature was targeted for improvement which was
often obtained at the expense of other features. The JPEG, MPEG and H.263 standards

suffer from limited scalability features. Other schemes such as vector quantization
(VQ) emphasize coding performance but require high complexity architectures.
Recently, researchers working on improving different features have converged on a set
of coding schemes commonly known as embedded wavelet algorithms [ 16], [17], [18],
[ 19]. Currently, these algorithms enjoy the highest coding performances reported in the
literature. In addition, embedded wavelet algorithms have the natural feature of being
able to meet a target bit rate precisely. Furthermore, work on improving the algorithm
robustness has shown much promise [26], [27], [28], [29]. In this thesis, we will also
demonstrate the simplicity of incorporating content-based coding into embedded
wavelet algorithms.

The potential of embedded wavelet techniques has been

acknowledged by its inclusion in the new JPEG2000 and MPEG-4 image and video
coding standards [32].
The consideration now is whether the algorithms can be efficiently implemented in
hardware.

When first reported in 1993, the Embedded Zerotree Wavelet (EZW)

algorithm [ 16] created much interest in the research community.

Up till then, the

coding performance of image coding algorithms which were based mostly on VQ were
improved at the expense of increased complexity in the number and size of the
codebooks required. The EZW algorithm reversed this trend in that it achieves high
coding performance using simple scalar quantization (SQ) techniques. It achieves this
because it utilizes a form of image redundancy which was not being used in other
coding schemes. The algorithm reorganizes the wavelet coefficients in the subbands
into a tree structure which it then efficiently encodes for transmission. The coefficients
in the lowest frequency subband form the root nodes and the coefficients in the highest
frequency subbands form the leave nodes. Specifically, the algorithm introduced the

2

concept of a zerotree. The idea is that if a coefficient in the tree is insignificant with
respect to a threshold value, then there is a high probability that the descendants of the
coefficient would also be insignificant. In such a case, a special symbol known as a
zerotree root (ZTR) is encoded to indicate to the decoder that there are no more
significant coefficients and the search can move on to another branch in the tree.

Given that the EZW algorithm uses simple SQ instead of the more complex VQ
schemes, it would be natural to assume that it is suitable for hardware implementation
and there would be several architectures reported in the literature. However, a search of
the literature reveals that this is not the case.

Whereas much work has been

accomplished at the algorithm level, the same cannot be said at the architecture level.
The disparity between the algorithm level and the architecture level is surprising
considering that we need both levels to construct portable multimedia devices. A
significant contribution at both the algorithm and architecture levels based on wavelet
VQ (WVQ) has been reported very recently [33]. In this work, the authors shed some
light on the complexities involved in designing embedded wavelet architectures. They
postulate that embedded wavelet architectures require iterative methods to decide
zerotrees.

Unlike hardware architectures in general, the complexity in embedded

wavelet architectures does not only lie in its computational and storage requirements.
The additional complexity lies in designing tree searching schemes which can be
efficiently implemented in hardware. The WVQ algorithm simplifies the tree searching
requirements by using a noniterative method to decide zerotrees. The search begins at
the tree root and descends to lower levels of the tree structure only if the current node is
significant.

There is a possibility of misprediction when the current node is

3

insignificant hut 1hcrc is a signilkant dcsccnd:1111 node. The nonitcr:itivc search schcmc
will miss lhis.

I . I Significance of this Work

,,'

Embedded wavelet algorithms satisfy many desirable features for wireless image
communh.:ation. The barrier impeding its potential arc tree searching schemes which
can be efficiently implemented in hardware. The objective of this thesis is to remove
this barrier by proposing efficient embedded wavelet architectures. Our focus is to
design suitable tree searching schemes for hardware implementation.

,,

There are

basically two approaches for tree searching architectures: non iterative [33] or iterative
schemes [34], [35], [36], [37]. The iterativ e schemes which have been reported makes
use of memory banks to store the wavelet coefficients where all the coefficients can be
accessed to establish the ancestor-descendant relationships i n the tree structure. The
state-of-the-art for the noniterative scheme is the WVQ algorithm [33].

The

noniterative scheme simplifies the tree searching but suffers from the possibil i ty of
misprediction. In this thesis, we return to the original concept of embedded wavelet
algorithms using iterative tree searching. The significance of this work is to embrace
iterative tree searching schemes wholeheartedly and to develop schemes which can be
efficiently implemented in hardware. The i t erative tree searching schemes do not suffer
from misprediction.
We observe that whereas researchers have developed several hardware techniques
such as parallel processing and pipelining to handle computational complexity,
comparatively fewer techniques have been developed to handle complex data structures
such as lists, trees and graphs. In contrast, software techniques to handle these data

4

struclurcs have been extensively developed. As the complexity of hardware systems
irn.:rcasC·s, dala strm:tures become essential tools

10

organize d.tt.t for processing and

storage.' ' Although this thesis is focused particularly on designing tree sc;irching
architectures for embedded wavelet algorithms, we hope that the design process would
also provide some genernl insight into how to implement rnmplcx data structures in
hardw.tre.
The approach taken in this thesis is to adopt a top-down design methodology
beginning from algorithm investigation and ending al hardware implementation. At
each stage in the design process. we evaluate the options available and select the most
suitable path for the next stage. To guide the direction of thi� thesis, we follow closely
to the original EZW algorithm and to the Set Partitioning i n Hierarchical Trees (SPIHTJ
algorithm [17]. The SPIHT algorithm is well known and is considered to be one of the
best image coders in the literature.

1 .2 Contribution of this Thesis
This thesis consists of six chapters. Other than the first and last chapters which are
the Introduction and Conclusion chapters, the remaining four chapters contain
contributions corresponding to the different design levels of algorithm, architecture,
implementation and application.
In chapter two, we outline the variations and options available for embedded wavelet
algorithms and discuss the variations which are suitable for hardware implementation.
We present a variation based on depth-first search (DFS) processing which has reduced
\storage and simpler processing for hardware implementation. The coding performances
of the DFS variants are only slightly lower than its original embedded wavelet

5

algorithms and

ml'

higher than the WV<) .ilgorithm al high hit ralc:-. and is comparable

to the WV(J algorithm at lower hit rate:-..
Chapter 1hn:c prcscnt� new an:hitct.:turcs 111 implement cmhcddcd w�1vclct algorithm..,
based on thc DFS rcprc:-.c nt;1tion of the c.:ocrtil'ic111 tn:c. We t.:011:-.idcr two j _..,..,uc<,. Thc
first issuc is the simplicity of thc art.:hilct.:turcs for hardwarc implcmcntalion an<l thc
second issue is the llcxihility of the- .:irt.:hilccturcs to implemcnt variations in thc
algorithms.

For the lirst issue of simplicity, we present novel bit stream (BS)

architectures which processes the bits as they 11ow through the proccssor. For the
second issue of flexibility. we present parallel DFS BS architectures which provides
options to output in different formats to achieve higher coding performanci:s.
Chapter rour presents hardware approaches for the implcmcntation of the DFS BS
SPIHT system. The input into the system during encoding i:-. a stream of image pixels
and the output is an encoded bit stream ready for transmission. Thi: system produces
the reconstructed image data from the received bit stream <luring decoding.. We present
a hardware implementation of the DFS BS SPIHT system which can be switched to
perform encoding and decoding on the same device.
Chapter five presents applications using the DFS embedded wavelet algorithms. We
will discuss two applicalions for the DFS algorithms. The first application is the use of
the DFS EZW algorithm for robust coding and the sccoml application is for content·
based coding using the DFS implementation of the Improved EZW algorithm.
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Chapter 2
E1nbedded Wavelet Algorith1ns for Hardware l mplcmcnlation
2. 1 Introduction
A study into the different variations availahlc for cmhc<ldc<l wavelet <EW)
algorithms may provide two benefits. Firslly. it may allow the development of an
algorithm variation which has a higher coding performance than cxi.-.ting algorithms.
And secondly, a variation of the algorithm may be found
implementation.

to

be suitoblc for hardware

The study of EW algorithms which are suitable for hardware

implementation lags behind the study to improve the performance of the algorithms
which is very far advanced. With the introduction of the JPEG2000 and MPEG-4
coding standards, there has been increasing interest in implementing EW algorithms in
hardware.

Previous approaches to simplify EW algorithm:,,

for hardware

implementation have looked primarily at reducing the storage requirements HUI, [41 ].
[42], [43). Other factors which are desirable for hardware implementation arc simpler
processing and efficient addressing of wavelet coefficients in thi: tree structure. The
first two factors of lower storage requirements and simpler processing apply

to

hardware architectures in general. The third factor of efficient addressing of nodes in
the tree structure is unique to the implementation of tree-based coding schemes such as
EW algorithms.
This chapter is organized as follows. In Section 2.2. we outline the variations and
options available for EW algorithms. In Section 2.3. we present a tree s('arching (TS)
variation based on depth-first search (DFS) processing which allows for efficient
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addn:ssing of l'Ocflkicnl nodes in 1he tree stn11.:1ure. In addition, the DFS variants
require less storage 1h,111 previous approm.:hes and allows for simpler pmccssing. We
perform simulations 10 compare thl' coding performances of the IJFS vari,mts with its
original EW algori1hms in Section 2A .and present conclusions in Section 2.5.

2.2 En1bedded Wavelet Algorithms and its Variations
Figure 2.1 shows a block diagram of an EW algorithm. The discrete wavelet
transform (DWT) transforms the image pixels into its corresponding wavelet
coefficients. These wavelel coefficients are passed into the TS module to generate a
symbol stream. The generated symbol stream is then passed into an arithmetic coder to
obtain a compressed bit stream which is transmitted.

Image
pixels

Discrele
Wavelet
Transform

Wavelet
coefficients

Tree
Searching

Symbol
stream

Arithme1ic
Coder

Bit stream

Figure 2.1 Block diagram of an embedded wavelet algorithm
The symbol stream is generated from multiple passes of coding the coefficients
where a threshold value is associated with each pass. Initially. the threshold value is set
to half the maximum value of the coefficients and is further halved for each subsequent
pass. The number of passes to be performed depends on the target bit rate to be met.
Two types of symbols are contained in the symbol stream:
• Significance map (MAP) symbols which encode the positions and signs of the
significant coefficients in the tree structure and

• Sul'cessivc-approximalitm qu:1111izalitm (SA(}) symh11Js whi1:h cn1:11dc the
approximate m:.1gniludcs of 1hc signili1:;1111 cocflidcnts in dcnc.isin!,! order or
imprn:1anrc.
A cocflkient is dclinc<l :.1s signilic,1111 if the magnitude of 1hi: c11cflidc111 value is gre,uer
than or equal to the threshold v:.1luc. The order of gcncrntion of the symhol stream
altcrn,ues between MAP and SA(J symbols as shown in Figure 2.2.

Pass 1

Pass 2

Wavelet
coefficients

Tree
Searching

I

I

I- -I

SAO

I

MAP

I

SAO

I

MAP

I

Figure 2.2 Tree searching module
The feature common in all EW algorithms is that the algorithms .:stablish a tree
structure amongst the coeflicients in the subbands. The algorithms then use the tree
structure to efficiently encode the MAP. But the algorithms difft:r in:
• The structure of the coefficient tree used:
• The strategy to search the coefficient tree for signilic;mt codlicients:
• The scheme to code the coefficient tree and the
• Generation and transmission of the symbol stream so that symbols which are more
significant are transmitted ahead of less significant symbols.
The fourth difference of generalion and lransmission of the symbol stream applies not
only lo MAP coding but also lo SAQ coding where the SAQ symbols can be reordered
for transmission as in the EZW algorilhm.
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2.2. 1

Coefficient Tree Structure

The lirsl varialion avail.1hlc for EW algorithms is the strm:turc of the codfo:icnt tree.
Scvcrnl EW algorithms use the tree stru1:ture in the EZW algorithm. Figun! 2J shows a
three scale DWT decomposition and the tree structure for the EZW alg<)rithm. From the
lowest th'quency
.
.-;ubband, the coeffo:icnts hcgin an ancestor-descendant hierarchy of
coefficients descending all the way to the h ighest frequency subbands. Each parent
coefficient in the tree structure has four children coefficients except at the lowest
frequency subband where each parent coefficient has three children coefficients. The
coefficient tree structure contains a number of subtrees equal to the number of
coefficients in the lowest frequency subband.

..

-�
--

L.
H L,

L H,

l:±J

H H�

HL,

HH

LH,

,

Figure 2.3 Ancestor-descendant relationship of subbands in EZW algorithm
Figure 2.4 shows the structure of a coefficient subtree. The subtree is ordered in
several ways:
•

Firstly, the tree is ordered from the lowest frequency subbunds at the root node to
the highest frequency subbards at the leaf nodes;
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• Sc1..·tmdly. wilh lhc cxccplitm of the lt,wc...t frcqucm:y ,uhh;uul. the three hranchc, , ,f
11\C 1n�c arc ordcn:d <ll'Cording to their frcqucm.:y ... uhhaml.., and
• Thirdly. 1hc roo1 node linb 1hc 1lirl·c frL"qucncy hrand1c, :11.:conlrnJ:! 10 1hc1r "Pall:tl
posi1io11 in the suhhands. The frcqucnl'y hram.:hc, arc arrangc<l in lhl· 1 11.. L I I and
H H order.

---------

-·

/·�
;---,

HL:,

d�

'LH.:

LH.'

LH:'

Hll1

7,

_/ ,
-.
/

Ul:

Hll!

,

__ -·-·
r-.,,,//

1111:

JUI , JUI , HI( Hll

HII:

}HI:

JIii; JIii JIii Ill!,

Figure 2.4 EZW coefficient subtree

A variation of the coefficienl tree structure is that used in the SPIHT algchithm. One
notable difference between the tree structure in the SPIHT algorithm and the tree
structure in the EZW algorithm is in the linking of the root nodes in !he Jowc...t
frequency subband. In the EZW tree .structure, each coefficient in the lowest frequency
subband is Jinked to three children nodes in the next higher frequency subbands. In the
SPIHT tree structure. each coefficient in the lowest frequency subband is either linked
to four children nodes or to none.

Figure 2.5 shows the anceslor-descendant

relationship for the SPIHT algorithm. The root node marked by the asterisk h:.is no
descendants and is not linked to the three children nodes.
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Figure 2.5 Ancestor-descendant relationship of subbands in SPIHT algorithm
Figure 2.6 shows the coefficient subtree for the SPIHT algorithm. A point to note is
that the tree structure is for a two scale DWT decomposition.

The inconsistent

treatment of the root nodes in the SPIHT tree structure increases the complexity for
hardware implementation.

Figure 2.6 SPIHT coefficient subtree

2.2.2

Tree Searching Scheme

A second variation amongst EW algorithms is in the scheme to search the coefficient
tree for significant coefficients. Figure 2.7 shows the different schemes which can be
used to scan the wavelet subbands. The simplest scheme for hardware implementation
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is the raster scan. The EZW algorithm uses the raster scan scheme. The scan begins
from the lowest frequency subband and after all the coefficients in the subband have
been scanned proceeds to the next higher frequency subband. A subband scanning
scheme with slightly more complexity is the boustrophedon scan from the Greek for
"how an oxen plows a field". This scan is similar to the raster scan except that the scan
order for every other row is reversed. The third subband scanning scheme which can be
used is the Morton scan. This scanning scheme is similar to the raster scan except that
the coefficients in the subbands are scanned in a fractal-like manner. The final subband
scanning scheme with the highest complexity for hardware implementation is the peano
scan. This scan combines the row reversal of the boustrophedon scan with the fractal
manner of the Morton scan.

��- �f/�/{-j
(b) Boustrophedon scan

(a) Raster scan

Z--- �
z-· /�
/

l

�,.. --·.W

�

1----,.�------------t

�/�

�- --�

(d) Peano scan

(c) Morton scan

Figure 2.7 Subband scanning schemes
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The four subband scanning schemes i n Figure 2.7 arc similar in that the schemes
scan all the coefficients in the lowest frequency suhband first before scanning the
coefficients in the higher frequency subbands. The root nodes in the coefficient tree
structure are scanned first. The subband scanning schemes are similar to the breadth
first search (BFS). BFS traversal scans the tree structure at different levels beginning
from the root nodes of the tree and ending at the leaf nodes. The scanning order for the
tree struc1ure in Figure 2.4 is LL,. HL,, LH,, HH,, HL2, HL,, HL,, HL2 , LH2, . . . , HH,,
HH1, HHi, HH 1 • For a coefficient tree with more than one subtree, BFS scans all the
nodes on the same level before it scans the nodes in another level. Figure 2.8 shows the
BFS traversal of a coefficient tree containing N subtrees.
Subtree 1

Subtree 2

.......................................
--,-----

------• ----··•

······•

· ···•
··

Subtree N

..................... ......................
...--r--�

··-···•

Figure 2.8 BFS traversal of coefficient tree containing N subtrees
In conlrasl to the subband scanning schemes and the BFS, depth-lirst search (DFS)
traversal scans the tree structure beginning from the root node and descends all the way
to the leaf nodes before it backtracks u p a level. The scanning order for the tree
structure in Figure 2.4 is LL3, HL3, HL2, HL 1 , HL 1 , HL 1 , HL 1 , HL2,

... ,

HH2, HH 1 ,

HH1, HH1, HH1. For a coefficient tree with more than one subtree, DFS scans all the
nodes in a subtree before i t scans the nodes in another subtre·�. The DFS performs a
natural partitioning of the coefficient tree into a number of subtrees which can be
processed independently. Figure 2.9 shows the DFS traversal of a coefficient tree
containing N subtrees.
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Subtree 1
....

Subtree 2

Subtree N

·

(... ·:····· ···"

.........................

Figure 2. 9 DFS traversal of coefficient tree containing N suhlrccs
The search order for the BFS and DFS tree traversal schemes arc fixed and the
traversal follows a predetermined order. An example of a TS strategy where the
traversal is not fixed is the search strategy used in the SPIHT algorithm. Jn this
i.!

algorithm, three ordered lists are maintained to store the significance information. The
three l ists are the list of insignificant sets (LIS), list of insignificant pixels (LIP) and list
of significant pixels (LSP). The search order of the coefficient tree is according to the
set partitioning strategy. The coefficients are processed in the !Jrder indicated in the
LIS.

2.2.3 Tree Coding Scheme
··. •.

Another variation for EW algorithms is the scheme used for MAP coding of the
coefficient tree. SAQ coding is 1'similar in all EW algorithms. For the coding of tlie
MAP i n each pass, each node in the coefficient tree is associated with a set Of binary
symbols as shown i n Table 2.1. The MAP symbols are d ivided ·into t\Y6 categories:
.
.
coding symbols and processing symbols.
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Table 2.1 MAP symbols for col.ling of coefficient tree
Cate•orv

Svmbol
SIGN

Dcscrintion

Sign bit of the coefficient
Significant Coefficient Fl.tg - indicate if this coefficient
SIG
oosition is silmificant
Significant Descendant Flag - indicate if this coefficient
Coding
SDF
nosition has any significant l.lcsccnl.lant coefficient
Significant Grand Descendant Flag - indicate i f this coefficient
f
SGDF position has any significant descendant coef icient with the
excention of its immediate children
Marked Significant Coefficient Flag - indicate if this
MSIG coefficient has already been found to be significant m a
nrevious nass
Processing
All Offspring Marked Significant Coefficient Flag - indicate
AOMSIG that all the descendants of the coefficient are already MSIG
nodes
MAP coding symbols are the only symbols sent to the decoder. The SDF and SGDF
symbols are only sent to the decoder in cases when the decoder cannot infer their
values. For example, the SDF symbol is not sent for leaf nodes when the decoder can
infer that SDF = 0. Similarly, the SGDF symbol is not sent for leaf nodes and their
parent nodes as the decoder can infer that SGDF = 0. The SDF and SGDF symbols
code the significance of the descendants. In effect, these symbols are used to tell the
decoder how to search the coefficient tree. Table 2.2 shows the effect on the tree searCh

'

Using these symbols.
Table 2.2 Effect on tree search using SDF and SGDF symbols
SDF
0

SGDF Effect on tree search
X
Stoo search after current node
0
Stoo search after children nodes
I
Continue search

Figure 2.10 sh�ws an example of a coefficient subtree and Table 2.3 shows the MAP
codi �g symbols for a threshold value of 32. In the table, the root coefficient -31 is less
than the threshold value and the SIG symbol is set to 0. The coefficient value is
16

negative which is indicated by the SIGN symbol of I . The coclfo:icnt has at least one
significant descendant cocflicicnt and the SDF symbol is set to I . The coefficient has a
significant grand descendant and the SGDF symbol is set to I .

Figure 2. IO Example of coefficient subtree
Table 2.3 Example of MAP coding symbols for a threshold value of 32
Coefficient

-3 1
15
-5
9

3
0
14
-I
47
-3
2
-9
2

-3
5
11
-7
6
-4
5
6

SIG
0
0
0
0
0
0
0
0
I
0
0
0
0
0
0
0
0
0
0
0
0

SIGN SDF
I
I
0
0
I
0
0
0
0
0
0
0
0
I
I
0
0
0
I
0
0
0
0
1
0
0
1
0
0
0
0
0
0
1
0
()
I
0
0
0
0
0

SGDF
I
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0

MAP processing symbols are not sent lo the decoder but are only kept al the encoder
and decoder for processing. The MSIG symbol denotes which coefficients have already
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been found to be significant in previous passes. Other than the MSIG symhol, an
ad<Htional symbol which can be kept at the encoder and decoder f'or processing i s the
AOMSIG symbol which is used to indicate that all the desccn<lants of the coefficient arc
already MSIG nodes. When AOMSIG = I, the encoder docs not need to send the SDF
and SGDF symbols as the decoder can infer that SDF = 0 and SGDF = 0.
The MAP symbols in Table 2 . 1 can be used to implement tree coding schemes for a
number of EW algorithms. For example, the MAP coding representation for the EZW
algorithm is shown in Table 2.4.

The symbol values in italics <lenote that this

information is used for encoding the symbols only and is not part of the s ymbols. It is
"assumed" and therefore it is not sent. In the table, five MAP symbol s are used to
represent the various information of the coefficient tree in the current pass . In terms of
the search, the isolated zero (IZ) symbol explicitly indicates that the search should
continue down to lower levels from this coefficient while the zerotree root (ZTR)
.
·,�

symboi indicates that the search should stop at this coefficient level.
Table 2.4 MAP coding scheme for EZW algorithm

MSIG = 0
MSIG - I

Svmbol
POS
NEG
IZ
ZTR
MSIG

SIG
I
I
0
0
0
0

SIGN
0
I
X
X
X
X

SDF
I
I

I
0
0
I

SGDF
I
I
I

0
0
I

For the positive (POS) and negative (NEG) symbols, the original EZW algorithm
assumes that if the current coefficient is significant, then there would probably be
significant coefficients which are descendants of the current coefficient at lower levels.
Based on this assumption, the search will continue to lower levels. However, if there
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are no significant descendant coefficients, additional ZTR symbols would be required al
lower levels to stop the search. The information to indicate whether the search should
continue from a node to lower levels below is by the SDF symbol. In the case of the IZ

symbol, SDF

=

I, while for the ZTR symbol, SDF

=

0. For MSIU coefficients, the

original EZW algorithm continues the search to lower levels.

To incorporate explicitly the information to the POS and NEG symbols if the search
should continue to lower levels or not from the corresponding coefficient node. we

attach the SDF to these two symbols. Shown in Table 2.5 are the modified POS and
NEG symbols together with other modifications that improve the performance of the
EZW algorithm. Some of the modifications are similar to those reported in [ 19] but we
describe the modifications in relation to the MAP coding representation.

Table 2.5 MAP coding scheme for Improved EZW algorithm

MSIG = 0

MSIG = 1

Svmbol
POS SD
POS ZT
POS LEAF
NEG SD
NEG ZT
NEG LEAF
IZ
ZTR
ZTR LEAF
IZ MSIG
ZTR MSIG

SIG
I
I
I
I
1
1
0
0
0
0
0

SIGN
0
0
0
1
1
1
X
X
X
X
X

SDF
I
0
0
1
0
0
1
0
0
I
0

SGDF
I

0
0
0
0
0
I

0

While the first two bits, SIG and SIGN are the same as those i n Table 2.4 for the
POS and NEG symbols, the differences are in the additional SDF bit. For the POS_SD
(Positive S ignificant Coefficient with Significant Descendant), the SDF has a value of I,

while for the POS_ZT (Positive Significant Coefficient and Zerotree Root), the value is
0. The binary representations of these two symbols are 101 and 100 respectively. The
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other symbol POS_LEAF (Posilive Significant at Leaf Node) is for the case that the
coefficient is al the lowest level of the tree, Le. a leaf node, where there arc no
descendants. In this c;1sc, SDF is always O and is not St!lll, and tht! hi,rnry rt!prt!scntation
for this symbol is IO. The corresponding symbols for ncgativt! signifo.:ant cocfficit!nts
are shown in the table.
The other symbols are for the cases where the coefficients are not significant or the
coefficients have been found significant in the previous passes. In the latter case, SlG is
always 0. The symbols IZ and ZTR have the same meanings as those shown in Table
2.4. The new symbol IZ_MSIG indicates that the coefficient has been found significant
in a previous pass. Therefore the SIG bit is not sent since we do not need to send any
more significant information about this coefficient. Similarly, there is no need to send
the SIG bit for ZTR_MSJG. The ZTR_LEAF symbol in Table 2.4 indicates a non
significant coefficient at a leaf node where only the SIG = 0 needs to be sent. When a
coefficient at a leaf node is found significant, it will have MSIG sel to I and SIG to O in
all subsequent passes. Together with the fact that SDF is always O for a leaf node, a
MSIG leaf node is virtually deleted from the coefficient tree for future passes of the
search . The other case, which will not happen, is that a leaf coefficient will never have
an IZ symbol.
Two kinds of modifications have been made to the basic EZW algorithm. The first
one is to attach an additional bit, i.e. SDF, to the significant coefficient symbols. This
will increase the number of bits to code a significant coefficient by I in some cases, but
will decreas� the number of ZTR symbols if the corresponding coefficient has no
significant descendants. Whether this will lead to an improved performance of the
EZW algorithm depends on the characteristics of the image being coded l 19]. The other
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kind of modifications arc certain to reduce the numhcr of hits required to code an image
by not sending the information the decoder :1lrcady has.

The MAP rnding

representation for the Improved EZW algorithm can he further improvi!tl hy i:xplic.:itly
sending the SGDF bit. The SGDF hit is only sent if SDI' � I . This scheme would he
similar to the MAP coding scheme for the SPIHT algorithm.

2.2.4 Generation and Transmission of Symbol Stream
The fourth variation available for EW algorithms is the generation and transmission
of the symbol stream. For high performance, symbols which are more significant
should be transmitted ahead of symbols which arc less significant In each coding pass,
the SAQ symbols should be transmitted ahead of the corresponding MAP symbols. In
the EZW and SPIHT algorithms, coefficients which have been found to be significant
(MSIG) are taken out of the coefficient tree and put into a separate queue. During each
pass, the coding of the MAP symbols are generated from traversing the coefficient tree
and the SAQ symbols are generated from scanning the MSIG coefficient queue. The
order of generation of the symbol stream alternates between MAP and SAQ symbols.
A variation for the generation of the symbol stream would be to leave MSIG
coefficients in the coefficient tree. When traversing the coefficient tree. when MSIG =
0 a MAP symbol is generated and when MSIG = I, a SAQ symbol is generated. The
symbol stream would be a mixture of MAP and SAQ symbols as shown in Figure 2. 1 1 .
Another option available for EW algorithms is to reorder the SAQ symbols before
transmission. The SAQ symbols are reordered in descending order based on the
reconstructed magnitude of the wavelet coefficients at the decoder as in the EZW
algorithm.
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Pass 2
Wavelet
coetlicienls

Tree
Searching

Pass 1

I MAP + SAO !
MAP + SAO
I · · ,
I
1-L-----'---'----�--�--�� .

Figure 2. 1 1 Mixc<l MAP and SAQ symbol �trcmn

2.3 Features of DFS for Hardware Implementation
In this section, we present a variation of EW algorithms for hardware
implementation based on depth-first search (DFS) processing. The features of the DFS
EW algorithms are:
I. The depth-first tree searching strategy is used:
2. Coefficients which have been found to be significant are not taken out of the
coefficient tree but are marked significant (MSIG);
3. The symbol stream is a mixture of MAP and SAQ symbols;
4. The SAQ symbols are not reordered for transmission;
5. The wavelet coefficients are processed using the sign-nrngnitude representation and
6. The threshold values are powers of two.
Figure 2. 1 2 shows the DFS variant for the EZW algorithm. The DFS variants for the
Improved EZW and SPIHT algorithms have similar structure. The wavelet coefficients
are in the sign-magnitude representation where the sign bits are stored in SIGN and the
magnitude bits are stored in MAG. The number of magnitude bits used to represent the
coefficients is given by II and each tree node is represented by (i). The symbol LEAF(i)
indicates if the node is a leaf in the coefficient tree.
advantages for hardware implementation.

The DFS algorithms have

They have reduced storage, simpler

computation and allows for efficiem addressing of the nodes in the coefficient tree.
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DFS EZ\V Algorithm:
I ) Initialization: Output II and set MSIG(i) to O for all tree nodes
2) Coding Pass:
For each node (i) in the coefficient tree do:
If MSIG(i) = I then
• Output MAG(i,11)
Else
• Output SIG(i)
If SIG(i) = I then
• Output SIGN(i)
• Set MSIG(i) = I
Else
If LEAF(i) = 0 then
If AOMSIG(i) = 0 then
• Output SDF(i)
End If
End If
End If
End If
End For
3) Quantization-Step Update: decrement II by I and go to Step 2
Figure 2.12 DFS EZW algorithm

2.3.1

Partitioning of Coefficient Tree into Subtrees

Feature ( I ) is that the depth-first tree searching strategy is used. The DFS performs a
natural partitioning of the coefficient tree into subtrees which can be processed
independently. Figure 2.13 shows the storage arrangements for the BFS and DFS tree
traversal schemes. The BFS arrangement is shown in Figure 2. I 3(a). The root nodes in
the coefficient tree are located at level O and the leaf nodes are located at level 2. The
BFS arrangement stores the coefficient tree according to its different levels.

By

scanning the storage in a sequential manner, all the root nodes at level O will be
prOcessed before the nodes at the next level are processed. Figure 2. l 3(b) shows the
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f

DFS arrangement. The DFS performs a natural partitioning of the coef icient tree i nto a
number of subtrees which are arranged one after another i n the torage. The torage
requi rements can be reduced to the torage required for a i ngle subtree. After one
subtree has been proces ed, the storage can be reused for proce s i ng the next subtree.

level 0
level 1

level 0
level 1

level 1

subtree 1

level 0
level 1
level 2

level 2

subtree 2
level 1
level 2
(a)

(b)

Figure 2. 1 3 DFS partitioni ng of coefficient tree i nto ubtrees

2.3.2

Propagation of Significance Symbol

One complexity for processing of the coefficient tree i s the determi nation of the SDF
and SGDF signi ficance symbols.

The DFS si mpl i fies the propagation of the

sign i fi cance symbols in Lhe tree by propagating the ignifi cance symbols to the parent
node as oon a the necessary children nodes have been searched. Figure 2. 1 4 shows
t he propagation order of the significance symbols u i ng the DFS. The propagation
order begins from the leaf nodes and end at the root node. The DFS can begin from
the H H 1 children nodes and a

oon as the four chi ldren nodes have been searched, the
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significance . ymbols are propagated to the H H 2 parent node. After the H H2, LH2 and
H L_ node have been , ear hed, the ymbol i propagated to the LL2 node.

The

ignificance symbols for the LL2 root nod can be immediately det rmi ned after the
d tem1ination of the ign i ficance ymbol for the

-H

H2, LH_ and H L2 branch n de .

Lz

H LI
H L1
H L1
H L1
L !-1 1

LH 1
Lll 1
Ll-l,

�

0
C

LH I

.Q

HH2

O>
ct1
a.

HH1

e
a..

HH 1
HHI

Cl)

I.J...
0

HH1

Figure 2. 1 4 DFS propagati n order

2.3.3

M S IG Quanti zat ion

ln EW algorithms, th coding of the MAP ymbol are generated from traversing the
co fficient tree and the SAQ ymbol are generated from canning th M IG coefficient
queue. I n each c ding pas , coeffi ient which have be n found to b significant are
transfen-ecl from th co fficient tree to the MSIG coefficient q ueue. Thi would requ ire
variable storage cheme or a wart-case f al locating th maxi mum torage r quired
for b th the coefficient tree and MSIG coefficient qu u . Feature 2 remov

the need

for a eparate storage for MSIG coefficient . The M IG ymbol is u ed to keep track of
which coefficient. have been found to be significant. Similar approa he to reduce
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sloragc rc4uircmcnts for i.:ocfticicnts whid1 ha·, c hcen foun<l to he significant have heen
usi:<l in HOJ. H I I, 1-t2f. These ;1ppro:u.:hcs usc the set par1i1ioni11g scheme for the search
strategy. The DFS ;1ppro:u.:h requires less storage hecausc it is a fixed trnversal scheme.
For a 5 l 2x5 I 2 grnyscalc im.igc. the scl partilioning approm.:h requires 320K of storage
while the DFS approach fl'4uircs �56K of storage.

2.3.4

Bit Stream Processing

Feamre (3) is to 1ransmi1 rhe symbols as they are generated to avoid having to store
lhe symbols before they are transmiued. Feature (4) omits the high processing cost of
reordering the SAQ symbols for transmission. Features (5) and (6) use the advantages
of bit stream processing using powers of two threshold values. They take advantage of
the fact 1ha1 rhe wavelet coefficients are in their sign-magnitude representation. One
requirement during encoding is to determine the SIG symbol. In BS processing, this
can be directly obtained from the magnitude representation of !he coefficient without
having to perform any comparison opermions. For example. in the DFS EZW algorithm
in Figure 2 . 1 2. SIG(i) can be simply replaced wi1h MAG(i,11).

In decoding. one

requirement is the calculation of lhe approximated coefficient magnitudes after the end
or lransmission. Using bil s1rcam processing. this can be easily achieved by treating the
MSIG symbol as if it is the last SAQ symbol received from the encoder. This has the
effect or appc!nding a · I"

10

the approximated magnitudes of MSIG nodes. For nodes

which are nol MSIG. the values of the approxi1m11ed magnitudes remain 0. The
approximated magni1udcs can be determined withoul having to perform any arithmetic
operations.
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2.4 Simulation Results
2.4.1

Comparison of TS Strategies

For an initial investigation, the BFS and DFS tree searching strategics were
simulated using the Lena and Barbara 5 1 2x5 1 2 images and the peak signal-lo-noise
ratio (PSNR) (dB) for the images were calculated. Figure 2. 1 5 and Figure 2.16 show
the Lena and Barbara test images respectively. The simulations were wriuen to follow
the EZW algorithm as closely as possible and only the tree searching strategies were
changed. We used the wavelet filters and adaptive arithmetic coder used in the EZW
algorithm as described in [46] and [47) respectively.
Figure 2. 1 7 and Figure 2. 1 8 show the coding performances which were obtained for
the Lena and Barbara images respectively for various bits per pixel (bpp). The
performance for the EZW algorithm is shown for comparison. The BFS gave similar
results to EZW. This is expected considering that the two search strategies are similar.
The DFS results in a slight decrease in performance when compared with EZW and
BFS. For lhe Lena image at 0.25 bpp, EZW gives a PSNR of 33. 1 7 dB. The PSNR
obtained using BFS and DFS were 33.28 dB and 32.81 dB respectively. There is a
reduction of about 0.5 dB using DFS.

,
,·,
•,I,
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Figure 2. 15 Lena test image

-

Figure 2. 1 6 Barbara test image
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Figure 2.17 Simulation results for TS stralegies for Lena image
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Figure 2.18 Simulation results for TS strategies for Barbara image
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1

2.4.2

Comparison of DFS Configuration,

We then performed simulations on the following simplified configurations of the
EZW algorithm using the DFS tree searching strategy as shown in Tahlc 2.6. The four
configurations were applied to the Lena and Barbara images. Configurations I and 2
gave similar results. as did Configurations J and 4 showing that reordering

or SAQ

symbols does not significantly affect the performance. A similar conclusion about SAQ
reordering has been reported in [481 for the raster scan used in the EZW algorithm.
Figure 2.19 and Figure 2.20 show the coding performances versus bit rates for
Configurations I and 4 for the Lena and Barbara images respectively. The average
difference between the PSNRs produced by Configurations I and 4 is 2.2 dB showing
that arithmetic coding does give a significant improvement in the DFS EZW algorithm.
Table 2.6 DFS Configurations
Configuration
I

2

Descriotion
This configuration consists of the DFS arrangement. The SAQ
symbols are not reordered and the output bit stream is not
arithmetical Iv (;Oded
It consists of the DFS arrangement and the SAQ symbols are
reordered. It is expected that the performance of this configuration
will be the same as that of Configuration I i f all the information
resulting from a pass of the scanning of the coefficient tree is
completely transmined to the decoder. This configuration produces
better results if the transmission is truncated during the sending of the

SAQ

3

This configuration consists of the DFS arrangement and the arithmetic
coder (AC). This configuration is expected to perform better than
Configuration I due to the further compaction of the output bit stream
by the AC
It consists o f all the components of the EZW algorithm using DFS.
This configuration will produce the best performance compared to the
other configurations

JO

. . . - . . Configuration 1 -
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2.4.3

Comparison of MAP Coding Schemes

We next performed simulations to evaluate the performance of the different MAP
coding schemes. We used the DFS in these simulations. We used the MAP coding
schemes for the EZW, Improved EZW and SPIHT algorithms. The simulations were
performed without arithmetic coding and without SAQ reordering. Figure 2.2 1 , Figure
2.22 and Figure 2.23 show the results which were obtained for the EZW, Improved
EZW and SPIHT MAP coding schemes respectively. The performances for the original
EZW, Improved EZW and SPIHT algorithms are shown for comparison.

The

performance of the Improved EZW used the results of the Significance Checking in
Wavelet Trees (SCIWT) algorithm reported in [ I 9J.

Six scales of subband

decomposition using the 9/7 biorthogonal filter [49] were used and the integer part of
the wavelet coefficients were converted to their sign-magnitude representation.
The EZW coefficient tree structure was used for the DFS EZW and the DFS
Improved EZW coding schemes. The SPIHT coefficient tree structure was used for the
DFS SPIHT coding scheme. The SDF symbol was not explicitly sent for MSIG nodes
for the DFS EZW coding scheme. The SDF symbol was explicitly sent for MSIG nodes
for the DFS Improved EZW and DFS SPIHT coding schemes. The AOMSIG symbol

..

was used in all cases. For the various bit rates, the MSIG symbol was treated as the last
received SAQ symbol after the end of transmission.
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Figure 2.22 Simulation results for DFS traversal with Improved EZW MAP coding
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The r ·ult

how thal even with ut using ari thmetic codi ng, the performance of the

OPS I mproved EZW and DFS SP[ HT algori thms are only · l ightly lower than their
respective EW algori thms. There l a . ign i ficant decrease . i n performance for the DFS
EVN algorithm wi thout arithmetic coding. The average decrea e. i n performance are
2.4 d B . 1 .0 d B and 0.9 dB for the DFS EZW DFS I mproved EZW and DFS SPI HT
algori thm respectively. Other Lhan the OF EZW algorithm, the perfomrnnce of the
DFS EW algori thms are only about one d B les than their full algorithms.

The

performance of the DFS SPI HT algorith m j almo 't comparable to th perfotmance of
the fu l l EZW algori thm.
Fi nal ly, we pe1fonned si mulation to i nve 'ligate the DFS SPTHT aJgori lhm further.
For the e si mLJ lations we replaced the SPI HT tree stru cture with the EZW t1·ee structure
and did not use the AOMSIG symbol. The AOM 1 0 symbol wa found to i ncrease
perfo rmance only for bit rates abov l bpp. We used the test images a shown i n Figure
2.24 and averaged the PSNR for the five i mag . flgure 2.25 hows the re ults whi h
were obtai ned. The performance of the SPI HT algori thm with and without arithmetic
coding ( AC) are shown for comparison. Th av rag decrea ·e' in performance for the
DFS SPI HT algorithm with lhe PI HT alg rithm wjthout arithmetic codi ng and with
n1ithmetic cod i ng ru-e 0.6 dB and 1 .0 dB re· pectively.
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Figure 2.25 Simulation results for DFS SPIHT MAP coding

2.5 Conclusions
In this chapter, we have outlined the variations and options for EW algorithms and
discussed the variations which are suitable for hardware implementation.

EW

algorithms differ in the structure of the coefficient tree used. the strategy to search the
coefficient tree for significant coefficients, t'.1e scheme to code the coefficient tree and
the generation and transmission of the symbol stream so that symbols which are more
significant are transmitted ahead of less significant symbols. For the coding of the
coefficient tree, we have introduced a set of MAP symbols which is applicable for a
number of EW algorithms.
We have presented a variation of EW algorithms for hardware implementation based
on DFS processing. The DFS EW algorithms have lower storage requirements than
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previous approaches, simpler computations and allows for efficient addressing of till!
nodes in the cocflicient tree. The p:.irtitioning of the coeffkicnt tree into subtrees, the
depth-first search propagation of the signilicancc symbols, MSIG quantization and hit
stream processing gives these aJv;.intagcs for hardware implementation. Simulations
show that even without using arithmetic coding. the performance of the DFS Improved
EZW and DFS SPIHT variants are only slightly lower than their complete algorithms.
The performance of the DFS SPIHT variant is almost comparable to the performance of
the complete EZW algorithm. Comparisons with the WVQ algorithm 1331 show that
the performance of the DFS SPIHT algorithm is higher than the WVQ algorithm at high
bit rates and is comparable to the WVQ algorithm at lower bit rates. Table 2.7 shows a
summary of the DFS SPIHT and WVQ algorithms.

The DFS EW variants offer

algorithms which are suitable for implementation in hardware without significant
decreases in the performance of the coding system.
Table 2.7 Comparison of DFS SPIHT and WVQ algorithms
DFS SPIHT
WVQ
Tree searching scheme
iterative
noniterative
Quantization method
scalar
vector
As a final note, we would like to say that the DFS approach has been developJ�i with
some foreknowledge of hardware architectures which would be suitable. In particular.
we have in mind the bit slream architectures which we will discuss in the next chapter.
The feature of these architectures is that the coefficient bits are not stored in the
processor and are processed as they flow through. This results in fast archilcc!Ures
which have low complexity for hardware i mplementation. The DFS EW algorithms an:
distinctive from previous approaches for hardware implementation because of their
corresponding bit stream architectures which are readily available for implementmion.
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Chapter 3

Architectures for the DFS Embedded Wavelet Algorithms
3. 1 Introduction
Embedded wavelet (EW) algorithms vary from one another in the structure

or the

coefficient tree, the strategy to search the coefficient tree for significant coefficients, the
scheme to code the coefficient tree and the generation and transmission of the symbol
stream so that symbols which are more significant are transmitted ahead of less

significant symbols. Amongst the variations. the tree searching (TS) strategy and the
tree coding scheme can be considered to be the two variations which give each EW
algorithm its particular characteristic. One variation for TS is the depth.first search
(DFS). The DFS simplifies the hardware implementation of EW algorithms. The DFS:
•

Performs a natural partitioning of the coefficient tree into subtrees which can be
processed independently and minimizes the storage requirements by processing one
subtree at a time;

•

Provides an efficient scheme to determine ancestor-descendant relationships in the
Silbtrees by propagating the significance symbols to the ancestor node as soon as the
necessary descendant nodes have been searched.

The processing requirements can be further simplified by using the sign-magnitude
binary representation of the coefficient:,,, in the coding process. The use of the binarv
representation in the coding process translates into using threshold values which are
powers of two for significance map (MAP) coding.

In :.1ddi1ion. succcssi,·e

approximation quantization (SAQ) of significant coeflicicnts is simplified to magnitude
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(MAG) coding where lhc S.i\Q symbols c,m bi.! ohtaincd directly from the.! nrngnit.udc
rcprcst'.'ntarion of the coctfo.:icnts.
Previous .ipproacht'.'s to implement EW algorithms in hardware have been mainly by
making use of memory bilnks to store lhc wavelet codficicnts wh!.!rc all the coefficients
can be accessed to cstahlish the ancestor-descendant relationships [34[, [35], [36], [37].
The disadvantilgc of the memory bank approach is that ii requires the coefficients to be
stored in the TS processor prior

to

processing. In contrast to the all memory bank

approach, we propose a new architecture to implement the tree searching. In this
approach, the wavelet coefficients of an image are transferred from the two-dimensional
discrete wavelet transform (DWT) processor to the TS processor in a bit stream which
can be processed immediately. For clarity of discussion, we will look at the bit stream
(BS) archilecture in relation to the implementation of the DFS EZW algorithm. The
approach can be extended for the implementation of other DFS algorithms. A second
-:..�)�·-·

issue we will discuss is the flexibility of the DFS BS architectures to implement
variations i n EW algorithms.

In particular, we will look al how the DFS BS

architectures can be modified to implement tree searching strategies which are similar in
principle to the set partitioning scheme used in the SPIHT algorithm.

For the

discussion. we will make use of a parallel DFS BS EZW architecture.
This chap1er iS organized as follows. In Section 3.2, we discuss the DFS bit stream
architecture for the implementation of EW algorithms. The DFS BS architecture results
in simple and fast implementations of the algorithms. We discuss the DFS BS parallel
archi1ec1Ure in Section 3.3. The p;.1rallel approach results in an even faster architecture
at the cost of an increase in h.irdwarc complexity. In addition, the parallel architecture
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provide options to output for di fferent tree . earching format to achieve higher odi ng
performance . Conclu ion are presented i n S ction 3.4.

3 .2 B i t Stream Architecture
3.2. 1

Depth-Fi rL t Search B i t Stream I nput

Figure 3. 1 (a) show the ubbancl arrangement for a three

ale DWT de omposition

and Figure 3 . l (b) how an example of t he wav Jet oefficient u ed in EZW [ 1 6].
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Figure 3 . 1 Sub band an-angement and e · ample of coeficient
Figure 3.2 show the tr e r pre. entation of th c

ffi ient and Figure 3.3 how the

order of the wavelet . ubband · which wi l l be earch cl by the DFS. The DFS parLilion
th coefficient tree i nto a number of ubtr e each of which ha one root node. The
number of ubtree is equal to the number of coeffi ient
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Figure; 3.3 DFS representation showing subband orientations
Figure 3.4 shows the binary representation of the coefficient tree in Figure 3.2 in the
DFS format and the arrangement of the bit stream into the DFS BS EZW processor.
The coefficients are represented using the sign-magnitude representation.

The

coefficient magnitudes are represented using seven bits. The MSB is represented as b6
42

and the LSB i repre ented a b0 . The · ign bit · are r pre ented a b1. All the ign bit
for the coeffic ient are . hi fted out first fol l owed by the MSBs and ending with the
LSB . The bit ar input beginning from the leaf coefficient and ending at the root
coefficient of the tree.
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MAP + SAO
bit stream

3.2.2

Encoder Arcl1itccture

Figure 3.5 shows the DFS BS EZW crn:odcr ;irchilcct � rc showing the flow and
stornge of information for a 1:ocfficicnt lrcc with N subtrccs. Each suhtrcc has NC
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coefficient nodes.
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Figure 3.5 DFS BS EZW encoder architecture
The sign bits are input first into the processor and stored. An option would be to not
store the sign bits and to transmit them to the decoder immedi.itely. This has the
drawback of sending sign bits for coefficients which would not be significant for the
target bit rate and lead to a reduction in coding pcrforn·iance. For a high target bit rate
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when many coeflic/I.ients·- would be signilicant, this muy be a viable oplion. But for a
,,
lower large! bit ralc, this would cause a signilicant decrease in coding performance. In
our architecture, we use a general scheme where the sign hits are stored in the
processor.
Whereas the sign bits have to be stored in the processor, the magnilUde bits can be
discarded once they are processed. Two stages arc required for every pass of the
magnitude bits at the same bit plane.

The two stages correspond to scanning the

coefficient tree twice for each threshold value. The First Stage scans the coefficient tree
from the leaf nodes up to the root nodes and the Second Stage scans the coefficient tree
from the root nodes down to the leaf nodes. The First Stage involves processing the
magnitude bits as they arrive at the processor.

The corresponding coefficient is

determined to be significant if the bit arriving at the processor is I ; otherwise it is not
significant. Using the MAP coding scheme, this is represented by the SIG symbol. A
coefficient is found significant only once and this is represented by the MSIG symbol.
A MSIG coefficient is treated as having a zero magnitude by the other coefficients. At
the same time, the SDF symbol for each coefficient in the current pass is set if the
coefficient has at least a significant descendant.
Another function performed in the First Stage is to generate and to output the SAQ
bit for each coefficient which has been marked significant in the previous passes. In the
bit stream architecture, the SAQ bit is just the bit itself for the M S IG coefficient. The
outcome after the First Stage DFS BS EZW processor is that the SIG and SDF MAP
bits have been generated for non MSIG coefficients -and the SAQ bits have been
generated for MSIG coefficients.
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The Second Stage involves scanning lhc iuformalion produced in lhc First Swgc of
processing to oulput the MAP symbols. The MAP symhol assignment for the EZW
coefficit!nt nodes is shown in Tahlc 3 . 1 . The symbol POS has the hi nary representation
or 10, NEG or 1 1 , IZ or O I and ZTR of 00 where the first bit is the SIG bit.

Table 3.1 Assignment of MAP symbols for EZW cocffidcnt nodes
Symbol assigned
POS
NEG
IZ
ZTR if NZF = 1

SIGN
()

I
X
X

SIG
I
I
()

0

SDF
X
X
1
()

The ZTR symbol is only output if the coefficient ancestor is not assigned a ZTR
symbol. This condition is indicated by a flag, Not Zerotree Root Flag (NZF) which is
set to l if the ancestor of the coefficient is not a ZTR symbol. Coefficients marked
significant will not have MAP symbols in the subsequent passes. Each entry in the
f

storage i n the processor for each coef icient position has the following fields:
SIGN

SIG

SDF

MSIG

NZF

Due to the depth-first nature, NZF does not need to be kept for a coefficient
throughout the search but only a single NZF field is required for each level in the
coefficient tree. Similarly, the SIG and SDF fields do not need to be kept for all N x NC
coefficients but only for the NC coefficients of a single subtree. For a coefficient tree
containing N subtrees where each subtree has NC coeflicienl nodes, the total storage
required is 2 x N x NC bits for storing the SIGN and MSIG bits for all the coefficients
and 2 x NC bits for storing the SIG and SDF bits for the subtrec being processed.
Further reduction in storage may be possible by making use or the storage in the DWT
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processor for SIGN. SIG and MSIG for the subtrecs which arc not being proccssc<l
currently.
3.2.2.1 First Stage Processor
Central to the First Stage is the generation and storage of the SIG and SDF MAP bits
for the coefficients. If at each clock cycle i, one magnitude bit MAG is input into the
processor then the MAP bits can be determined by the following Equations:
SIG(i) = MAG(i) AND NOT(MSIG(i))

(3.1)

SDF(i) = SIG(i- 1 ) OR SIG(i-d- 1 ) OR S1G(i-2d- l ) OR SIG (i-3d- l )

(3.2)

OR SDF(i-1 ) O R SDF(i-d-1 ) OR SDF(i-2d- l ) OR SDF (i-3d- l )
where d is the number of bits which have to be delayed from a child coefficient to its
next sibling coefficient and is given by:
I.,,, - /'"'

d = -4-�3

(3.3)

-

The labels lmax and lcur denotes the maximum level and the current level i n the
coefficient tree respectively. The values of d are 2 1 , 5 and I for levels 0, I and 2
respectively. Equation (3. 1 ) shows that the SIG bit is set to the input magnitude bit,for
nodes which are not MSIG. For MSIG nodes, the SIG bit is set to 0. Equation (3.2)
shows that the SDF of a coefficient is determined by the SIG and SDF bits o f its
children. For example, the SDF for a coefficient node at level 2 is determined by the
SDF and SIG bits of its children nodes at level 3. Figure 3.6 shows the architecture for
the First Stage Processor. The LEVEL SELECT circuit selects the current level of the
incoming magnitude bit. For each subtree, the circuit generates the DFS sequence
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1 1 (3), 1 1 (3), 1 1 (3), 1 1 (3), 1 0(2), 1 1 (3), 1 1 (3), 1 1 (3), 1 1 (3), 10(2), 1 1 (3), 1 1 (3), 1 1 (3),
1 1 (3), 10(2), 1 1 (3 ), 1 1 (3 ), I I (3 ). I I (3 ), I 0(2), 0 I ( I ), . . ., 0 I ( I ) ,00(()) corresponding to

the current levels shown inside parcnthcsis. The circuit can be implemented w,ing a
two.bit counter for each level. The SDF values for leaf nodes corresponding to the level
sequence 1 1 will always be 0.
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Figure 3.6 First Stage Processor architecture
Figure 3.6 shows that several one-bit storage and OR gates are required in the
architecture. In practice, in order to assign a value to SDF, only a single bit at each
level is needed to keep the temporary value for the level above. Let these bits be
TSDF(l). The function of these bits is to keep the temporary SDF for each level.
Initially, these bils are set to zeros. It is assigned to SDF(/- 1 ) and reset after the
coefficients in a subtree at level / are processed during the search. Figure 3.7 shows an
example of a SIG bit plane and the two TSDF bits required for processing.
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Tab! 3.2 how the a ignment of the T D bit . Figure . show. the flow hart to
a compl i h the Fir t tage Proce ing. Note that SDF 0) i not i m mediately a i gned
the valu of 1 for th i ncoming magni tude bit at the 1 3 th lock cycle (i = 1 2 ). lt i only
assign d the value of 1 at th 1 5 th clock ycl (i = 1 4) when the level above i bei ng
processed. ln thi way, the SDF bit are propagated from the leaves to the rool node. I f
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any node below the root has a SIG value of I , TSDF(OJ will be set to I ; else TSDF(O)
will remain 0. TSDF(O) is reset after the root node has been processed whereas
TSDF( I ) is reset for processing a new branch.

� - - - • -
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SIG : MAG AND NOT(MSIG)

LEVEL SELECT= 1 0

-

-,
Y

,

SDF • O
TSDF(l) = TSDF(1) OR SI�

I
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�
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1

SOF = TSDF(l)

TSDF(O) = TSOF(OJ OR TS0F(1) OR SIG
TSDF(1) "' 0

No
SOF = TSOF(O)
TSDF(O) = 0

Eod

Figure 3.8 Flowchart for First Stage Processing
3.2.2.2 Second Stage Processor
The Second Stage is to scan from the top of the storage in the processor to the
bottom. Two flags TNZF(l) (Temporary NZF) need lo be kept at each level lo indicate
i f a coefficient parent is not a ZTR node. Only one bit is needed at each level since it is
a DFS. Figure 3.9 shows an example of a ZTR bit plane and the two TNZF bits
required for processing. A value of 1 indicates that the node is a ZTR node. Table 3.3
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'how th a ignrnent of th TNZF bit . Figure 3. 1 0 show the flowchart to accompl ish
the Second Stage Proce sing.
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Figure 3.10 Flowchart for Second Stage Processing

3.2.3

Decoder Architecture

In this section, we discuss the decoder architecture for the bit stream approach. In
particular, we will discuss a consideration bec.iuse of modifications which are
performed to the bit stream due to channel coding. In the DFS BS EZW architecture
shown in Figure 3.5, the SAQ bits are output by the First Stage Processor and the MAP
bits are output by the Second Stage Processor. The MAP and SAQ bits form the output
bit stream. The SAQ bits are only output for coefficients which are MSIG whereas the
MAP bits are only output for coemcients which are not MSIG. Also, ZTR MAP bits
are only output if the NZF flag is l . This means that there are clock cycles for which no
MAP or SAQ bits are output. Figure 3.1 l(a) shows an example of the output hit stream
from the encoder where • represents the no�output case. During channel coding, the
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channel will compilL'l logcthcr the hits for trnnsmission to he sent to lht: dcl:rnlcr. Figure
3. 1 1 (b) shows the input hit stream to the dcl:odcr.
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(a) Uncompactcd output bit stream from the encoder
SAQ bit�

MAP bi!�

I

I

l

U

I

I

1

0 0

l

(b) Compacted input bit stream into the decoder
Figure 3. 1 1 Bit streams before and after channel coding
The architecture to decode the output bit stream in Figure 3. 1 l(a) back into the
coefficient bit stream is simpler than the encoder architecture because for each bit plane
only one stage of processing is required. The processing corresponds to scanning the
coefficient tree from the root nodes down to the leaf nodes. The complexity arises
because of the compaction to the bit stream due to channel coding. In the bit stream
architecture, bits which arrive have to be processed immediately. I f the bits are not
processed immediately, they have to be stored until they are ready to be processed. Due
to the compaction performed on the bit stream by the channel coder, the bits would
arrive at the decoder earlier than the decoder expects.
We propose two approaches to handle lhe discrepancies in timing between the
f

transmission channel and the decoder. The firsl approach is Lo buf er the inco1ning bils
to regain back the uncompacted output bit stream as in Figure 3. 1 1 (a). This ;q!iproach
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leads to 1.1 simple decoder architecture at the i..:ost of an additional input huffcr which is
required. The second approach is lo utilize a more complex decoding scheme where
each bit which is output from the dcC"mJcr is accompanied hy an addn:ss which informs
the w:.1vele1 prm:essor of the position of the coelliC"ient in the tree. This approach would
require a decoder with more complexity hut would not require the input buffl!r. Jn
addition. this approach leads to a faster decoder arC"hitccture. Figure 3. I 2(a) and Figure
3. 12(b) show the two approaches for the DFS BS EZW decoder architecture.

Uncompacted
bit stream

/'i' '
;<:
,.IJ,,

Compacted ---.i
bit stream

Decoded
coefficient stream

Input buffer

(a) Simple decoder architecture
Compacted
---.i
bit st��um

,,

Complex
DFS BS EZW
Decoder

Decoded coefficient strcmn
Coefficient address

(b) Complex decoder architecture
Figure 3 . 1 2 Approaches for the DFS BS EZW decoder architecture

3.2.4 Advantages of DFS BS Architecture
The bit stream approach of processing the bits as they arrive at the processor leads to
simple architectures with minimal memory requirements. A n additional advantage is
easier interfacing to the DWT processor and the transmission channel.
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3.2.4.1 Simple Comparison Operations
The determination of the SIG symbol can he ohwincd llircctly from the magnitude
representation of the coefficient without having lo perform 1.my comparison operations.
Figure 3. 1 3 shows the determination of the SIG symbU, ··ror the coefficient 63 using a
threshold of 32. Figure 3.13(a) shows the comparat,

..:proach used to dclcrminc

coefficient significance used in the architectures in 134], i"l.7J and Figure 3.1 3(h) shows
the bit stream approach. Using the bit stream approach, the SIG symbol is simply given
by the current magnitude bit. The difference between the two approaches is that the bit
stream approach uses threshold values which are powers of two.
Magnitude
0 0 1 1 1 1 1 1
Magnitude
Comparator

SIG

1 0 0 (1) 1 1 1 1 1 1
SIG

Threshold

(a) Comparator approach

(b) Bit stream approach

Figure 3. 1 3 Calculation of SIG symbol using bit stream approach
3.2:4.2 Simple Arithmetic Operations
One requirement in decoding is the calculation of the approxi mated coefficient value
CJ

,.

after the end of transmission. Figure 3.14 shows the calculation of the coefficient 63
after three threshold values. When the decoder receives the POS symbol, it decodes the
sign bit and lhe MSB and sets the MSIG bit to I . but does not insert it in position yet.
For the thresholds of 16 and 8, the decoder receives the two SAQ ' I ' bits,

If

transmission ends here, tll'e decoder inserts then the MSIG bit into the next available bit
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position before dccodirlg the cocflicicnt value. Zeros are inserted i nto the remaining hit
positions.

The d�codcU value is 0 1 1 1 100 which '.i,s +60 in sign-magnitude

representation. The decoded value can be obtained without having to perform any
arithmetic operations.
Threshold

Coded symbol

Decoded value

32

POS

+32

16

'1 '

+48

8

'1 '

+56

Decoded bits

0 [2]
0�
0
1

1

1

1

MSIG

..........
0 .:.
.0.......

Figure 3 . 14 Calcull,!tion of approxi mated coefficient value
3:2.4.3 Minimal Storage Architecture
The bit stream architecture operates on individual bits at a time. Each bit in the
coefficient binary representation is treated as a separate piece of information. The
MSBs are processed and discarded before the LSBs are even input into the architecture.
This feature of processing individual bits differentiates the bit stream approach from
other architectures which operate on the entire coefficient binary representation [34],
[37]. The bit stream approach also results in an architecture with minimal storage
requirements. The same storage for processi ng the MSBs can be reused for processing
the LSBs.
3.2.4.4 Just-In-Time Processing
,,..

The bit stream architecture gives the flexibility of processing as many or as few bits
to suit a transmission bit rate. For example, Figure 3 . 1 5 shows a DFS BS EZ\V
processor with a channel rate control. When the target channel rate is met. the DFS BS
EZW processor is informed and future incoming bits arc not processed. The processor
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doesn't process any further if lhc channel cannot w.:commo<latc the gcncrnte<l bits. I ll'.1
this way, no processing is �Vastcd. For c01111}arison, the other approach would be to
process all incoming bits and d iscan.1 thc gcncrntcd hits which cannot be accommodated
by thi.: transmission channel.

bO "' b6 ,

,,

b7

DFS BS EZW
Processor

;_;

Bit stream

Channel rate
control

Figure 3.15 DFS BS EZW processor with channel rate control
3.2.4.5 Architecture Scalability
DWT processors have been designed to suit different image sizes.

Another

advantage of the bit stream architecture is that it can be used to handle images of
varying dimensions provided that the same number of subband decompositions are
used. A 16xl6 image with three scales of subband decomposition would give four 8x8
subtrees whereas a 32x32 image with three scales of subband decomposition would give
1 6 8x8 subtrees as shown in Figure 3. 1 6. As far as the architecture is concerned, the
only difference between processing the two images is that the input bit stream of the
larger image is four times longer than the input bit stream of the smaller image.

"
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4 s u b t re e s
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P ro c e s s o r

D FS B S
P ro c e s s o r

Figur 3. 1 6 Scalabil ity o f b i t tr a m archi te ture

3.3 Parallel Architecture
Thi

ection pre ent a paral lel arch i tecture for the i mplementation of the EZW

algorithm ba ed on the DFS BS architecture. U i ng th d pth-fir t earch of the wavelet
coefficient tree, the wavelet o fficient i n the co fficient tree are fir t partitioned i n to
i nd pendent ubtree . I n the case of ful l paral lelism, each of the ubtree i proces ed
by an i ndependent proces,or. The output from ach pr e ·sor i then multipl ed back
i nto a i ngle output bit Lream. While the output bit I.ream from each ubtree proce sor
i i n the DFS fo rmat, the overal l multipl xed output bil tream repre ents the earch of
t he subtrees in parall I. The use of the DFS BS tructur al o makes it p

ible for

parti al parallel i m where a subtree pro e . or can pr ce s two or more subtree i n
quence. Th is provides flexibil i ty for the d ign of the overall pr ces or opti mally to
mat h the rate of the overal l input bit tream .

A ubtree pr ce or can be e a i ly

modi fi d to perform any improved M A P coding . h me and the multipl xer for th
output bit stream

from the proce. . r. can be modi fied to produce the format of

di fferent TS strategie..

ln part icul ar, we wi l l I ok at how th

-g

multiplexer can be

modified to obtain the outputs from the parallel processors in such a way as to
i mplement a tree searching strategy which is similar in principle to the set partitioning
semch strategy used in the SPIHT algorithm.

3.3.1

Parallel Implementation of the DFS BS EZW Algorithm

The maximum parallelism which can be achieved is when the number of processors
is equal to the number of subtrecs. The number of parallel DFS BS EZW processors
can be lowered. The simplest way to reduce the number of processors is to concatenate
a number of subtrees into a single processor. If there i s only one processor, we return to
the sequential DFS BS EZW architecture. For ease of implementation, we assume that
the number of subtrees to each processor are equal. Additional control circuitry is
required if some processors process less subtrees than other processors. There is no
difference in the architecture or implementation of a DFS BS EZW subtree processor
for pr?cessing one single subtree or two or more subtrees in sequence.
Let N be the number of subtrees and M the number of processors. Each processor
then processes N I M number of subtrees.

If N I M = I , then we have maximum

parallelism. On the other hand, if N I M = N. i.e. M = l , we have the sequential DFS BS
EZW architecture. The number of temporary storage words for the information kept in
the overal l parallel processor is N x NC where NC is the number of coefficients in a
subtree. This number is independent of the number of subtree processors for the storage
of SIGN and MSIG. Once the subtrees are partitioned and allocated to the processors,
the processing of the subtrees by each processor is exactly similar to the case of the
sequential architecture. An important aspect of the parallel processing of the subtrees is
on how to multiplex the output from each subtree together back into a single bit stream.
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Let SAQ,, be the output SAQ symbol and MAP" the output MAP symbol of the ith
subtree during the kth cluck cycle in the SAQ pass and the MAP pass respectively. The
SAQ pass ;111d MAP pass corresponds to First Stage and Scconc.J Swgc processing
respectively. The basic operation to multiplex the output hits from the subtn:cs is to
take the output symbols from each subtrce in a round robin fashion. Due to the
l

scanning of the cocf icient positions one by one in the SAQ pass LO generate the SDF
bits and in the same process to output the SAQ bits, there are clock cycles that do not
produce an output bit from a subtree.
Another complication is to indicate if the output from a subtree is valid so that it can
be read and the output bit can be collected. I n the DFS BS architecture, this information
is readily available. When a coefficient position is scanned during the SAQ pass, the
MSIG ik bit is read. I f MSIGik = 1 , then it indicates that the output from the parallel
processor is valid and is to be collected for this subtree. Each clock cycle in the parallel
processors generate a maximum of N bits from their outputs. The multiplexer needs to
read each of the MSIGi k bits and collect the output bits for those outputs where MSIGik
= 1. I n the MAP pass, a similar approach can be used to collect the MAPik symbols. In

this case, the m ultiplexer uses the NZFik bit which can be output together with the MAP
symbols. If NZFik = 1 , the output from the processor processing the ith subtree is valid.
,,

In this case, two bits are collected from the output for the MAP symbols of this subtree.
Figure 3.17 shows a schematic diagram of the overall structure of the parallel DFS BS
EZW architecture.

.1.,
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Figure 3.17 Structure of the parallel DFS BS EZW architecture

3.3.2

Output Buffering Requirements

Since a subtree does not always outpul a symbol during a clock cycle, a buffer at the
output of the multiplexer is required to overcome the asynchronous nalure or the overall
output bit stream if synchronization of the output bit stream is required for the next
stage of processing. The length of the buffer depends on the statistics of how the EZW
symbols are generated. A handshaking circuit between the multiplexer and each of the
subtree processors can be used to prevent the buffer from overflow.

A subtree

processor only outputs its sym�ol to the multiplexer if the buffer is not full. While
handshaking can be used to prevent the buffer from overllowing, underllow, where
there is no oulpul from any of the subtrees imposes a more serious problem. In the
extreme case where a blank image or a blm1k frame of video is input to the EZW
system, there will be no significant coefficients i n every scan of the coefficient tree. As
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a result, there will bi: only N MAP symbols, i.e. ZTR.s generated <luring each scan of the
coefficient tree. A blank video frame is not unusual in the case of video coding.
While i n the First Stage of processing by a suhtrce processor, every node in the
subtrce needs to be searched to establish the SDF hits and to output the SAQ bits, in the
Second Stage. a more intelligent scheme can be used to avoid scanning each of the
nodes.

Equipped with the knowledge of the ancestor-descendant relationship, the

search can skip to a node that has a symbol to output. This will i nevitably make the
addressing scheme more complex. Another way to ease the underflow problem is to
perform another kind of parallel processing. In this case, a subtrce processor can be
modified to accept two subtrees. While the processor is performing the First Stage of
one subtree, it simultaneously performs 1he _ Second Stage for the other subtree. In
addition, we can also combine the outputting of the SAQ and MAP symbols in lhe
Second Stage. These modiricalions will reduce the output buffer requirements but wilJ
i ncrease the complexity of a subtree processor.

3.3.3

Different Output Schemes

I.i:i the previous chapter, we have found that the DFS causes a slighl decrease in the
coding performance when compared to the raster scan method used i n the original EZW
algorithm. During the outputting of the MAP symbols i n the Second Stage, instead of
scanning the storage linearly from top to bottom using the DFS scanning scheme, an
address generator can be incorporated to genernte the corresponding raster scan address
in the DFS storage. l!, this way, the order of outputting MAP symbols can be generated
according to the raster scan scheme. For the SAQ symbols, if reordering is performed,
the order in which they arc output from the subtrce processors is not significant. Since
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the original EZW algorithm was reported, 1here have been several i mpruvemcnls
proposed lO increase ils cmiing performance. The proposed improvements mak!! use or
modified and addilional MAP symbols that have diffen:nl lc1'.:!ths of binary
reprcscnli.ltions ranging from one to three bits. To implement lhc i mproved algorilhms,
the multiplexer can be modified to read different number of bits from lhc subtrcc
processors with <.m increase in its implementation complexity.
Another more complex modification to the multiplexer .can be in the way it collects
the output bits from the subtree processors.

Instead of a round robin fashion, the

collection can be guided by some heuristics resulting in schemes that arc similar in
principle to the set partitioning search strategy used in the SPIHT algorithm. One
possible heuristic would be to collect more bits from subtree processors wilh a higher
number of significant coefficients as this may imply that the information contained in
these subtrees may be more l ikely to be significant than the information contained in
other subtrees. To further increase the oplions for bit collection. each subtrce processor
can be further split into three orientation processors corresponding to the three higher
frequency orientation branches of a subtree. Figure 3. 1 8 shows the structure of the
heuristic-guided parallel architecture with the HL. LH and HH orientation processors.
This structure allows for different heuristics to guide the collection of bits for the
various frequency orientation branches.

A simple way to deal with the LL root

coefficient is to always imply that SDF = 1 so that the search will descend to the three
orientation branches. In the same way, each orientation processor can be further split
into another three sub-branch processors if more collection options are required. The
DFS allows the partitioning of a coeflicient tree into as many or as few sub-branches as
required by the application.
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Figure 3. 1 8 Structure of the heuristic-guided parallel architecture

3.4 Conclusions
In this chapter, we have presented new architectures for the implementation of EW
algorithms based on the DFS representation of the coefficient tree. The DFS performs a
natural partitioning of the coefficient tree into subtrees which can be processed
independently or in parallel and provides an efficient scheme to determine ancestor
descendant relationships in the tree structure. We have presented two new architectures
and focused the discussion on the issues of hardware simplicity and flexibility to
implement algorithm variations.
For the first issue of simplicity, we have presented the DFS BS EZW architecture
which is fast and uses minimal storage and simple processing. The feature of the bit
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stream architecture is that the codfo.:icnt nrngnitmlcs .ire not kept in the processor hut
arc discarded after use. By the DFS 111etho<l, it is possihlc to process the cocffidcnt bits
without direct involvement of its ancestors or descendants. The architecture uses two
stages of proce:,;sing corresponding to two scans of the coefficient trl!c. A counter is
used to keep track of which level is being searched, simple logic circuits an; used for
various functions and ,rnothcr counter is used to generate the address to ac(.;ess the
information in the storage. While the SIGN ,J.nd MSJG bits need to be kept for each
node in the coefficient tree, the information in SIG and SDF is only used for one scan of
a subtree and their storage can be reused for processing of a new subtree.
For applications which only require hardware encoding capability such as digital
cameras and satellite irnagers, the DFS BS encoder together with a suitable DWT is
sufficient to provide a hardware encoder solution. For applications which require both
hardware encoding and decoding capabilities such as video coding, a DFS BS decoder
is required as well. We have discussed the decoder architecture and have identified a
complexity for the architecture due to the compaction of the bit stream by channel
coding. We have proposed two approaches for lhe d�coder. The hrst appro.1ch is to use
an input buffer to restore back the uncompucted bit stream. The issue here is the size of
the input buffer required. If the required buf ei: size is small then this approach looks
f

promising. The size of the buffer would be large if the number of ZTR symbols
received is high but could be smaller if the number of ZTR symbols received is lower.
The optimal size of the input buffer can be determined by st11tistical simulations. The
second approach is to use a more complex scheme to perform the decoding where each
bit which is output from the decoder is accompanied by an address which informs the
wavelet processor of the position of the coefficient in the tree. This approach would be
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suitable for architectures where the DWT and TS processors share tlw same storage and
processing rcstnirccs.
For the second issue of llexihility to implement algorithm variations, we have
focused the: discussion using the p.irallcl DFS BS EZW architecture. The architcclUrc
makes use of the DFS BS EZW processor to process a subtrcc or a concatenation of
several subtrees to p1oduce intermediate information in the DFS format in parallel. The
proposed architecture is independent of the subtrcc processor in that another processor
implementing other MAP coding schemes can be used instead. Once the intermediate
information has been generated in the First Stage, in the Second Stage, the MAP
symbols can be output in the DFS format or another format by using a more complex
multiplexer. Rather than the linear addressing scheme used in the basic DFS subtree
processor, a generator to produce the addressing scheme corresponding to a different
search method can be incorporated. The proposed paralld architecture provides a
flexible scheme for different degrees of parallelism and can be easily modified to
implement the Improved EZW algorithm or algorithms similar to the SPIHT algorithm.
When multiplexing the output from each subtree processor back to a single bit
stream, the problem of overflowing the output buffer is addressed by the use of
handshaking. A more serious problem is the underflow of the output buffer where there
is very low output from a pass of the coefficient tree which will lead to an asynchronous
output situation in the overall output bit stream. The underflow situation can be eased
by the use of more complex addressing schemes in the Second Stage of processing to
produce the output symbols.
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The sequential and parnllcl DFS BS approaches give a divcrsily of implementation
options and coding performances lo meet the requirements for different applications.
For example, a videophone application may use a sequential DrS BS architccLUrc and
be !-iUfficient to meet thc required perfurmam:e. For .ipplications which require high
performance such as HDTV, the parallel DFS BS :m.:hitccture gives fastcr pron:ssing
and higher performance due to better output collection methods. Parallel processing is
used not only to increase the speed of processing but also to achieve higher
performance:We have identified a number of complexities which can be solved by having a single
structure for the DWT and TS processors where storage and processing are shared. The
SIGN and MSIG..bits required for encoding can be stored in the DWT processor. The
input and output buffering requirements for the TS processor can be minimized by using
a scheme whereby the DWT processor communicates with the processor for each bit
which is input or output from the processor. In the next chapter.

\VC

different hardware approaches for implementing the joint DWT-TS system.
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will discuss

Chapter 4

Hardware Implementation of the DFS BS SPIHT System
4. 1 Introduction
The hardware implementation of embedded wavelet (EW) algorithms would require
two sets of decisions to be made. The first decision is to select the algorithm variation
to be implemented and the second decision is regarding the hardware platform for
implementation. There may also be a need to consider the suitability of the hardware
for the selected algorithm variation. Certain variations in the algorithm may incur much
more implementation complexity than other variations because of constraints specific to
the hardware technology,

Figure 1 I shows the variations in E\V algorithms for

hardware implementation. The vr,riations are divided into the four categories of tree
structure, search strategy, coding scheme and symbol slrearn.

We have already

discussed these variations in Chapler 2. In this chapt�r. we select a particular variation
for hardware implementation. The variation we have selecled is highlighled in the
figure.
Tree structure
EZW
SPIHT

Codi1w scheme
EZW
Improved EZW
SPIHT

Search strateo"
DFS
BFS
Set nartitionin2:

Symbol stream
Alternating
Mixed

Figure 4.1 Variations for EW algorilhms
From the discussion in the previous chapters. we have found that the EZW tree
structure and the DFS tree searching strategy are suitable for hardware implementation.
The former bt:cause it treats the root nodes as any other tree node and has a more
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suitable ancestor-descendant relationship in the tree structure. The latter because it
allows for the bit stream architecture where the coefficient magnitude bits do not have
to be stored and arc processed as they llow through the processor. We have selected the
SPIHT coding scheme because it gi .•es the highest coding performance and the mixed
symbol stream because it minimizes the input and output buffering requirements.
·· The SPIHT algorithm can be described as consisting of discrete wavelet transform
(D\VT), tree searching (TS) and arithmetic coder (AC) modules.

As such, the

implementation of the full SPIHT algorithm may require up to three separate processors
to perform the functions of the DWT, TS and AC.

An advantage of the SPIHT

algorithm over the EZW algorithm is that the output bit stream of the former is compact
and arithmetic coding does not significantly i ncrease the algorithm performance. By
not requiring the AC module, the implementation of the SPIHT algorithm requires two
processors. One processor performs the DWT/IDWT and another processor performs
the TS/ITS. The DWT module is an essential component in wa,·elet coding systems.
Several hardware architectures have been reported for the DWT for implementation in
VLSI [50], [51], [52], field programmable logic devices (FPLDs) [55] and DSP
processors [561. The TS module is specific to architectures for embedded wavelet
coding. The TS architectures can be broadly classified according to the way it performs
searcbing of the wavelet trees: breadth-first search or depth-first search (DFS).
We investigate the feasibility of a single chip device to implement the DFS BS
SPIHT system. A single chip solution for the DFS BS SPIHT system is a ,•cry
promising ·.'.'lolution which has low cost and high performance for video coding
applications in general and for portable video communicators in particular. The work
presented in this chapter giv�s three advantages for the hardware implementation of
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video coding systems.

1�liC three advantages correspond to the three design levels of

algorithm, architecture ml:J implementation. At the algorithm level, the DFS SPII-IT
algorithm gives several advantages over DCT-based coding schemes used in the current
JPEG [57] and MPEG [58[ coding standards. In addition to high coding pcrformanr,
which is very close to that of the original SPI HT algorithui.;: the DFS SPIHT algorithm
maintains the natural features of EW algorithms like bit stream scalability and the
ability to meet a target bit rate exactly. At the architecture level. the DFS SPIHT
algorithm can be easily implemented using low complexity bit i;tream architeclUrcs.
In this chapter, we will look at the advantages of the DFS BS SPIHT architecture for
implementation.

We will discuss how the bit stream TS/ITS processor can be

efficiently combined with a DWT/IDWT processor to form a single architectural
structure for hardware implementation. We will discuss two approaches for hardware
implementation. The first approach uses a conventional memory bank approach and the
second approach uses a futuristic smart pixel (SP) VLSI approach. We apply the bit
stream DFS BS SPIHT EW processor for the memory bank approach and the parallel
DFS BS SPIHT EW architecture for the SP approuch. For the various approaches. we
will consider two implementation issues. The first issue is the interfacing of the
DWT/IDWT processor with the TS/ITS processor. The second issue is the distribution
of the processing and storage requirements amongst the DWT/IDWT processor and the
TS/ITS processor to achi�ve an optimal system.
We present a memory bank implementation of the DFS BS SPIHT system which cun
be switched to perform encoding and decoding on the same device. The input into the
system during encoding is a stream of image pixels and the output is :m encoded bit
stream ready for transmission. The system pruduccs the reconstructed image. dat:i from
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the received bit stream during decoding. The proposed system uses two memory banks
for processing: coefficient memory bank and subtrec memory bank. To reduce storage
requirements, the cocffidcnt memory bank is used al different stages of proccs.5ing tu
, .,
store the image pixels or wavelet coefficients. In the encoding stage, the coefficient
memory bank contains the image pixels initially. After the DWT is performed, the
memory bank contains the wavelet coefficients. During decoding, the coefficient
memory bank stores the reconstructed wo/Nelet coefficients and after the IDWT contains
the decoded image pixels.

' \\1

This chapter is organized as follows. I� c:-S_eC"ti6h 4.2, we discuss the DFS SPJHT
((
\

algorithm in relation to the original SPIHT \ algorithm. We discuss the memory bank
and SP VLSI approaches for hardware implementation in Section 4.3 and Section 4.4
respectively. Jn Section 4.5, we present a memory bank implementation of the DFS BS
SPIHT system using SYNOPSYS simulation and synth<;,sis tools. We give conclusions
in Section 4.6.

4.2 . DFS SPIHT Algorith1n
The SPIHT algorithm maintains thre(/ ordered lists to store the significance
information. The three lists are the list of insignificant sets (LIS), list of insignificant
pixels (LIP) and list of significant pixels (LSP). The SPIHT algorithm as reported in
[17] is shown in Figure 4.2. The algorithm uses the following functions to indicate the
significance of the coefficients or its descendants:
: significance of the coefficient;

•

S,lD(i.j)) : significance of the descendants of the coeflicient;
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• S11(L(i,j)) : significance of the descendants of the coefficient with the exception of
its immediate children
where (i,j) is a coordinate in the LIS, LIP or LSP. The SPIHT algorithm poses two
complexities for i mplementation:
1 . The search order of the coefficient tree is according to the set partitioning strategy.
This requires the coefficients to be processed in the order indicated in the US;
2. The size of the LIP would decrease from a maximum and the size of the LSP would
increase from a minimum.
Complexity ( I ) causes irregularity in processing the coefficient tree where the order
of processing is not fixed but depends on the LIS. Complexity (2) would require either
variable storage schemes or a worst-case of allocating the maximum memory required
for both LIP and LSP.
To overcome the two Complexities, we propose the following modifications:
l. The depth-first search is used instead of the set partitioning search strategy. This
permits a regular processing of the coeffident tree according to the DFS traversal
order. Moreover, since the order of processing is fixed, the LIS need not be kept,
thus reducing the memory requirements.
2. Coefficients which have been found to be significant are not taken out of the tree but
are marked significant (MSIG). The LIP and LSP arc kept together in the tree
structure and the MSIG symbol indicates if the coefficient is in the LIP or LSP.
In the architecture, each node of the coefficient tree is associated with a set of binary
symbols. Table 4. 1 shows the MAP symbols used in the DFS SPIHT ,_,lgorithm and the
corresponding SPIHT significance functions. An additional symbol which is used in the
DFS SPIHT algorithm is MSIG.

11
'ii
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Table 4.1 'MAP symbols for D''S SPIHT and SPIHT algorithms
SPIHT
DFS SPII-IT
Sien
SIGN
S,,( i.i)
S G (Si1 nilicant Coefficient Fla!.!)
S,,(D(i ;))
SDF ( Si1 nilicant Descendant Flag)
SGDF (Si11nificant Grand Descendant Flag) S,,(L(i ;))
MSIG (Marked Significant Flag)
1

1

(_I

Figure 4.3 shows the DFS SPIHT algorithm. The wavelet coefficients are in the
sign-magni,tude represeniation where the sign bits are stored in SIGN and the magnitude
bits are stored in MAG. The number of magnitude bits used to represent the coefficient
is given by II and each trei;! node is represented by (i). The symbo! LEAF(i) indicates if
the node is a leaf in the 'coefficient tree. The output from the algorithm contains a
mixture of MAP and MAG symbols. To separate the MAP and MAG symbols for
transmission would require additional storage. To avoid the additional storage, we
propose a third modificatioq:
3. The MAP and MAG symbols are transmitted as they are generated.
Figure 4.3 shows that by using the DFS and bit stream processing, the implementation
of the DFS SPIHT algorithm is simplified when compared to the original SPIHT
algorithm.
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SPIHT Algorithm:

1)

'

Initiulizution:

I I

outpu't 11 = L!�g2(max(i.JJ ci,i ) )J;
set the LSP as an empty list, and add the c.::oordirnHcs (i,j) E H to the LIP, and '
only those with dcsccndams also to the LIS,as type A entries.
2)

Sorting Pass:

I, :

2 . 1 ) for each entry (i.j) i n the LIP do:
2. 1 . l )
2 . 1 .2)

output S,,(i.j);
if S,,(i.j) = 1 then move (i,j) to the LSP and output the sign of C;j;

2.2) for each entry (i.j) in the LIS do:
2.2. l )

i f the entry is of type A then output S,,(D(i.j));
• if S,,(D(i.j)) = l then for each (k,I) E O(i.j) do:
• output S,,(k,/);
• if S,,(k,I) = 1 then add (k,I) to the LSP and
output the sign of cu;
• if S,,(k,/) = 0 then add (k;/) to the end of the LIP;
• if L(i,j) .t O then move (i,j) to the end of the ps, as an entry
of type B, and go to Step 2.2.2); otherwise, remove entry (i,j)
''
from the LIS;

' 2.2.2)

if the entry is of type B then
• output S,,(L(i,j));
• if S,,(L(i,j)) = 1 then
• add each (k,/) E O(i,j) to the end of the LIS
as an entry of type A;
• remove (i,j) from the LIS.

3)

Refinement Pass:
for each entry (i.j) in the LSP, except those included in the last sorting pass
(i.e., with same n), output the 11th most significant bit of ci,i

I I;

4)

Quantization-Step Update:
decrement n by I and go to Step 2.
Figure 4.2 SPIHT algorithm
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DFS SP/f/TA/gorith111:
I)

Initialization:

r,-, ,

output II and set MSIG(i) to O for all tree nodes
2)

Coding·and Refinement Pass:

2 . 1 ) for each node (i) i n the coefficient tree do:

,,
3)

2.1.1)

if MSIG(i) = I then output MAG(i,11)

2.1.2)

if MSIG(i) = 0 then
• output SIG(i)
• if SIG(i) = I then output Sl(J:"(i) and set M SIG(i) 's: I ,
• if LEAF(i) = 0 then output SDF(i) and SGDF(i) i{SDF{i) = l

Quantization-Step Update:

decrement n by j and go to Step 2
Figure 4.3 DFS SPIHT algorithm

.. 4.3 Memory Bank Implementation
,�,

Figure 4.4 shows the memory bank DFS BS SPIHT structure. The encoder and
decoder consist of four modules and two memory banks. The memory banks are used
at different stages to perform encoding and decoding. During encoding, the coefficient
memory bank initially contain:,; the i mage pixels. The DWT processor operates on the
image pixels and transforms them into their corresponding wavelet coefficients. The
coefficients are stored in their sign-magnitude representation. The SIGN, MAG and
MSIG bits for a subtree are shifted out of the memory bank in decreasing order of their
bil planes. The DWT-to-DFS converter converts lhe MAG bits and their correspondin!',
SIGN and MSIG bits into the DFS format for input into the First Stag_i: TS encoder.
The converter can be implemented using .i look-up table in ROM. The First Stage TS
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encoder culculatcs the SIG, SDF and SGDF bits and stores the SIG, SIGN, SDF, SGDF
and MSIG bits in the subtrcc memory bank. The Secom.I Swgc TS encoder reads the
bits out from the subtrec memory bank an<l outputs the M A P for non MSIG bits and
outputs the SAQ for MSIG bits. During dccoJing. the transmitted bit strcarn is input
into the Second Stage TS decoder which decodes the 'MAP and SAQ bits into the
corresponding SIGN and MAG bits. The decoded SIGN and MAG bits are converted
from the DFS format back to the DWT format by the DFS-to-DWT converter and
stored i n the coefficient memory bank. The IDWT processor then operates on the ·
coefficients to restore the image pixels.
ENCODER
DWT·to-DFS
Converter

f->

DECODER
First Stage

TS Encoder

First Stage

TS Decoder

,j,

,j,

T

I_ \

IDWT
Processor

T

,j,

Memory Bank

Subtree
Memory Bank

Memory Bank

f

,j,

,j,

t

DWT
Processor

Second Stage
TS Encoder

Second Stage

Coefficient

.._ , Subtree

Memory Bank

I

.

TS Decoder

Transm itte d

bit stream

T

C oefficient

....

DFS·to-DWT
Converter

Figure 4.4 Memory bank DFS BS SPIHT structure
The First Stage TS decoder and lhe sublree memory bank are not essential for the
decoding process. They are used to simplify the processing requirements for the
Second Stage TS decoder.

One requirement for the Second Stage decoder is to

detern1ine if coefficients are already MSIG. MAP bits and SAQ hits are decoded from
the transmitted bit stream for non-MSIG coefficients and MSIG coefficients

"
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respectively. Figure 4.5 shows a coefficient tree with a MSIG node. The condition
SDF = 0 i°n1plies that there arc no MAP bits to be decoded for _t he cocfficicnls.
However, this does not mean that there are no SAQ bits lo bc;dccodcd. The decoder
ii

would still have to decode SAQ bits for MSJG coefficients even though ils anccslOr
nodes have SDF = 0. In order to do this, the Second Stage decoder would have to scan
the coefficient memory bank linearly to determine MSJG coefficients.

SDF = 0

MSIG node
Figure 4.5 Coefficient tree with MSIG node
The purpose of the First Stage decoder is to read the coefficient memory bank and
use the subtree memory bank to store the MSIG information in a tree structure similar to
the structure used in the encoding process. In this case, we use the SIG and SDF bits to
determine the MSJG tree. MSIG coefficients have SJG = 1 . The condition SDF = 0
implies that there are no MSJG descendant nodes in the branch. The Second Stage
decoder searches the tree to determine MSIG coefficients. Using the subtree memory
bank to store the MSIG tree does not increase the lrnrdware complexity significantly
because the memory storage is required for encoding. It does however simplify the
processing requirements for the Second Stage decoder for determining MS!Cl
coefficients.

<.\

"
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4.3 . 1

J/

DWT/IDWT Processor

Figure 4.6 shows an 8x8 image pixel array and the DWT coefficients for three s<.:alcs

of subband decomposition. The subbands arise from separable application of row and
column lilters at e;.1ch scale. In each row and column filtering, low-pass and high-pass
filters are applied. The outputs of the low-pass and high-pass filters arc decimated by
two to give the same number of coeflicients as image pixels. The filtering process is
applied repeatedly on the lowest frequency subband until the required number of scales
is reached.
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Figure 4.6 Image pixels and DWT coefficients
Figure 4.7 shows the arrangement of the i mage pixels in the coefficient memory
bank

for encoding.

The image rows are arranged consecutively in the memory bank.

At each s'i\age, the coefficients pointed to by a set of memory pointers are filtered. We
illustrate the scheme using three-tap filters. The scheme can be extended for higher tap
filters by increasing the number of memory poi 11tcrs. We define three memory painters
Back, Current and Front as shown in Figure 4.7(a).
.,.
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Figure 4.7 Memory bank DWT arrangemenl f0r encoding
To perform the row filtering, the memory pointers are set to consecutive locations
and moved one location at a time down ! the memory bank. The Back and Front memory
pointers differ from the Current poinier by an Offset depending on the current scale.
For the S111 scale of subband decomposition, the Offset is given by

i· 1 •

The memory

pointers are given by:
Back = Current - Offset

(4. 1 )

Front = Current + Offset

(4.2)

The low-pass and high-pass coefficients are stored in alternating memory locations as
shown i n Figure 4.7(b) .
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To perform the column filtering, the memory pointers arc inilializcd as shown m
Figure 4.7(b). The pointers arc given by:
Back = Current - Offset x hnagc_Col

(4.3)

: Front = Current + Offset x l mage_Col

(4.4)

1

•.

\V!�..ere Image_Col is the number of columns in the image. For filtering at the row and
column boundaries, symmetric extension of the i mage is applied. For filtering at the
beginning of rows or columns, the Back pointer is set to Front and for filtering at the
end of rows or columns, the Front pointer is set to Back. For e..ich scale of subband
decomposition, only the lowest frequency subband is further decomposed. After the
last coefficient in a column is filtered, the Current memory pointer is set to skip the
higher frequency subbands which are not required for further filtering. The memory
pointer is set by:
Current = Current + (Offset - l ) x Image_Col

(4 . 5 )

The filtering process is repeated for the number of scales of decomposition required.
After the filte'ring, the memory bank contains the wavelet coefficients in the
arrangement as shown in Figure 4.7(d).
The reverse process is performed for decoding. Initially, lhe memory bank contains
the wavelet coefficients and after decoding il contains the decoded image pixels. Figure
4.8 shows the IDWT arrangement for the decOding process. The IDWT processing
alternates between column filtering and row filtering for each scale. The operations
required for the DWT encoding and IDWT decoding processes are similar. The
difference is to use analysis filters for the DWT decomposition and synthesis filters r?J
J,:

the IDWT reconstruction.
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Figure 4.8 Memory brink IDWT .i'ri·angement for decoding '·
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4.3.2 DWT-to-DFS/DFS-to-DWT Converter
For input into the TS encoder and decoder, the DWT format in the coefficient
memory bank has to be converted into the DFS format. These conversions can be
performed using look-up tables (LUT) implemented in ROM. The number of entries in
the LUT is determined by the size of the subtrec. Figure 4.9 shows the memory bank
DWT arrangement for four subtrees.
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Figure 4.9 Memory bank DWT arrangement for four sublrees
The coefficienls for lhe firs! row of subtree I are slored in the first eighl consecutive
Q1emory locations and the coefficients for lhe first row of subtree 2 are stored in the next
-- "\

J''

· .. eight consecutive locations. The last eight locations store the coefficients for the last

),t -<=

row of subtree 4. The rows for each subtree are nat loi.:ated in consecutive locaiions but
are dispersed throughout the memory bank. One approach lo bring the subtree rows
f

into consecutive locations is to perform a rearrangement of the coef icients in the
memory bank. This approach would require additional processing to be performed. A
better approach would be to leave the coefficients in the memory hank and use a more
intelligent addressing scheme to bring the coefficients for each subtree together. This
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approach takes advantage of the fac.:t that although tht: suhlrcc rows arc dispersed
1hrnugholll tht: mc:mory hank. the: number of memory locations fro111 one subtrcc: row lo
1hc next is always the same for a panicular i111.1ge size.

4.3.3 TS/ITS Processor
The architectures for the TS and ITS proccswrs have been described in Chapter J.
In this section. we focus our discussion on the handshaking mechanism between the
First Stage and Second Stage processors to access the subtrec memory bank. The
handshaking mechanism between the First Stage and Second Stage proc.:c:-,sors is similar
f

to the producer�consumer problem with a difference. The dif erence is that the First
Stage processes from the leaves of the tree to the roots whereas the Second Stage
processes from the roots to the leaves. This requires a LIFO memory storage.
We define two signals VALID and LIFO_SEL to perform the handshaking between
the processors. The V AUD signal indicates to the Second Stage processor that there is
an item of data which is ready for processing. The VALID signal i s sel to O initially and
is subsequently set lo I after the First Stage processor has finished processing the first
subtree. The LIFO_SEL signal indicates the direction to scan the memory bank. When
LIFO_SEL = 0, the memory bank is scanned from the bottom to the top of the memory
bank and when LIFO_SEL = I , the memory hank is scanned from the top to the bottom
of the memory bank. The LIFO_SEL signal is toggled after each subtree has been
processed. Figure 4. 1 0 shows the handshaking mechanism between the First Stage and
Second Stage processors using the VALID and LIFO_SEL �ignals.
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Figure 4. 10 Handshaking mechanism between First anti Second Stage processors
Initially, 1he VALID signal is set to O and the Second Stage processor doesn't
operate. The LIFO_SEL signal i�: set to O and the First Stage processor hegins storing
data from the bottom of the memory bank as shown i n Figure 4 . I O(a). When the data
reaches the top of the memory bank. the VALID signal is set

lO

I and the LIFO_SEL

signal is toggled to I as shown in Figure 4. 1 O(b ). This indicates to the processors

to

store and read the data beginning from the top of the memory bank. For the next
subtree, the LIFO_SEL signal is toggled hack tn 0.

4.4 S111art Pixel VLSI Implementation
In an imagi: or \'idl'o coding :-.ysti:m. the t.:aplun:. digili1.ing :md coding of an image
arc normally pafonm·d hy diffcrl'nt moduli:s. lk<.:i:ntly. a smart pixel (SPJ approad1
has hct:n proposed lo ptrfmm thi: capture mid tligi1i1.ing nf an imaJ:!C in the ,,um: de\' ice
( 5lJJ . In :1dditio11, a 1,,·0-dimcn...,ional DWT is abo i:mhcddcd in the.: device. The
proposed device will also have the capahility w perform a two-dimcn:-.ional ID\VT and
to display the resulting i m.igc. Our objective is to de:-.ign a TS prm.:cssor which can he
nw:rged into the proposed SP array an<l which will perform coding and pm,., ibly
decoding using as many componcnls as possible hy S\l.'itching the processor to encode
or decode as required by the SP array. We will mainly <le!->cribc the encoding part of the
processor.

4.4.1

Structure of a Smart Pixel

The SP architecture is an array processor architecture which combines image capture
and processing on a single chip. An architecture to perform the DWT within the SP
array has been reported f59}. The implementation of a two-dimensional DWT consists
of an array of smart pixels. Except for those at the edge of the array. each smart pixel is
connected vertically and horizontally to its four nearest neighbours creating a mesh
structure of processing elements. Figure 4. 1 1 shows the structure of a smart pixel for
encoding. The sensor is responsible for capturing the light at this pixel position. After
the light intensity is converted to digital form and stored in the shift registers. the D\VT
circuitry in cor.junction with those in the other pixels perform a DWT on the l'apturcd
image. Figure 4.12 shows a block diagram showing the components of a complete SP
DFS BS SPIHT system for image coding.
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The intcrfac� circuit shifts oul thl'

infonnation of the coeflicienls in 1he DWT format to that of the DFS hit slrc.un format
re,1uircd by the TS processor. The success of thL' comhined sy....1ern depends on the usr.:
of the storage in lhL' SP so as to minimize storage n.:quireme11h in 1hc TS prrn.:es..,or and
on shifling :1s nHIL'h proL'L'ssing as possihlc from the TS prrn.:c., ...or \ 1 ? 1hc SP array. Thi.,
would n:-quirc .idditional cin.:ui1ry
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he inrorporatcd into carh ..mart pixel to help in

performing the L'.<l<ling.
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Figure 4. 1 I Smart pixel structure
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Figure 4. 1 2 SP DFS BS SPIHT system

H<,

4.4.2

Additional Circuitry in Smart l'ixcl

Figurc 4. 1 3 is a hlod: diagram showing the inside of a SP with 1hc addition.ii cin.:uil
for the gcncralion of MSIG and the nmtn,I
hits.

ftir

:-.hi hi11g: 1,111 lhl' MA( i. SI< i!'i and �1Sf( i

RL·gislcr MAG_BITS stores tht: magnitude of !he rc..,ulting coefficient c11'1 cr a

DWT lrns hct'll performed on the captured image using the DWT part of rhc SP. wink·
SIGN stores the sign hit. A shift register is considered

10

he connected through the

sman pixels in cac:h cclu:nn fi1r the purpose of shifting out the cocffo.:icnl infnr111a1ion.
Each pixel O(.;cupics three bits of the shift rt!gi'.'>tcr. The fin,t hit i:-. always the rnrrcnt
MSIG bit.
FmmS]'
,1ti. ....
Sl<i:,.

SHWT..ol:T

Column

,tull

T<'�i,1rr

�IA(i_BITS

r

T11SI'
hclow
�ISJCi

Figure 4. 1 3 Coding ('omponelll in a SP
The other part of the additional circuit is for the calculation and updating or MSIG at
the end of each pass of the coefficient tree. The MSIG hit is updated according to the
following equation:
M SIG,, = MAG , OR MAG, OR . . . OR M AG,,
where MAG11 i s the magnitude hit of the cocflicicnt

I 4.6 I
111

the pth p.ass of

thL' trL'C'

with

MAG 1 being the most significant hit of the coeflicicnt. The updating l'ln:uit consists of

Kl

an OR gate with the rnrrcnt MSIG and MAG a.., the inpuh. The rc<.,11]1 j.., lalchcd and b
wrilll'II into MSl(i at the end of lhc rnrrcnl pa'>'.'..

The c.:0111e11l<, of lhL'. rc�i..,ler

�·IAU_BITS :ll"L' abo ,hiftcd lo tht· lel"i. A global rn111rol ,ig11al. S I I IFI" < )I JT 1, u,cd to
indirnlt' the differt·nt ncnl.., in\'olvl'd ill tht· .., h i fli11g 11f the thrcl' hil<, f111 1/Jc rt1cll ic1c111,.
the updating of (\:JSl(i and the ldt ..,hifting of the hit" in VIA(i BITS. The actual
shifting of the hit.., i.. controlled hy lhc global clock ..,ignal. A local circuil in cach SI'
rnn he tlc..,igncd 10 dt·tcrmine lht' event:-. hy counting the occurTence:-. nf lhc change of

SHffT_OUT.

4.4.3 DWT Interface and TS Processor
Figure 4.14 shows a block diagram of the SP interface and the TS prrn:c..,sor. Also
shown in the figure is the arrnngement of the coefficient... in the SP array for one ....uhlrcc
as a result of a three scale DWT dccompo....ition. The arrangement of the c.:ocfficit'nt.., in
the array is m.:cording to the nuclck schcml' 1 59]. By thL' nucleic \Cht.'mr:. a "uhtrcl' j..,
always located in the SP array in this manner. Each <,t1htrcc i, di,·idcd into four
quadrants. A column of a quadrant is shifted out first fnllowr:d by auothr:r column and
so on. When a column is shifted, those hits of the ..,,1111c c.:olurnn i n thl' quadrani... aho\'e
will be shifted lo the lower quadrants. The signal SHIFr_OUT control" the ..,hifting of

a column. Three modulo four counters are used to trad which quadrnm the shi fled out
information belongs to as well as the Goordinatcs of the original positions of the
coefficients.

This information is ncc:-Jcd hy the orientation dc11rnltiplexcr th:it

distrihutes the shifted out information 10 the orientation hrnnch proct'ssors as well as hy
the First Stage TS processor.

The original DFS algorithm sc;.m:hes :1 suhtrcc in sm:h

.i

way !hat lhe cucllicienh

hdongin!,! to one oril·nlation is searched co111plctcly hcforc lhc sean.:h ..,cans Ilic part nf
!he suhtrl'l' hdont,?ill!! to anolhl·r oric11lati1m. lllll' to the nature or shiflill!,! oul or the 111!\
of the ,,,:od'liL·icnh in !he SP anay. infor111a1iu11 for the lhrce orie1llation.., arTt\ t:\ a! !he
TS llnll'l'Ssor i n parallel. ThL·rdore. the DFS b modified fun her lo break do\\ n a
suhtrcc into thrcc oril·nwtion hrand1cs and a root node. Ead1 of the three orientatirni
branches is seardil•d in the depth-fir"! manner but the \Can.:h i\ performed in a p\cudo
par.ilk! way in lhl' hr�t Stagl' of thl' procc�'iing. The �card1 of the three orientation
bram:hcs will lin.iny mergl' had, lO the root nude,;.

After the h r'it S1agc. all the

information ahout a subtrce i" stored im,ide the processor for the Second Stage of
processing. The temporary storage for the ruot node and the three orientation hranchc'i
will be reconfigured back into a single storage structure as defined by the DFS
representation. This storage structure is then scanned from top to hollom to t,!encratc the
MAP and SAQ symbols according to the DFS.

Ouadranl
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Row
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counter
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Firs! S1age
processor
processor
Enable

Bit stream

Figure 4.14 DFS BS TS processor and SP interface
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4.5 Si1nulation Results
In this .-.1.·1.·1iu11. WL' pn..',l"lll ,imulation rt·..,ull, lor a 11h.:mory h:111� 1111plc111l·n1a111111 111

(63) <lllll ()c,ign Cl1111pilL'r, fti-1 1 11, determine 11, :1rchilt:L:lun.• t·11111plt:o: 1t>

"f l1L·

Wl' u ..ctl the 1.\1 _ J l ,K

synthcsiud l·in..·uit w,1... \'L'rificd u,mg 1hc tc,t d.11;, in I lh/.

technology lihrnry supplit!d \\ ilh SY7\0PSYS \\ ilh a dod;. p,:ri01J uf 100 11,.

Tht.'

encoder was synthesized u...ing a 11111.11 cell arL'a of 5609 gate.... S'L'.\l. ,,c ,imul,1tcd and
synthesized the Dt=S HS SPU·ff ,y-.tcm for Hv l 6 image pi,ch. f·or the IJ\\T and
IDWT. we: used three scale:- of .;,uhhand <lcnnnpo,uion and n:1.:11n,1rul·1ion u,mg thi:

tillering. can be impk'mcntcd using ..,hift-. and udd,. \\"c u,t·d 1 1 �ih ftir 1hc width of tl1t:

.

cocflicient 1 mcmorv b;:mk. The DFS BS SPI I-IT ',\'..,lL'lll
.

., nthe ... 1,cd thin!!� a 101al

\\.t\ ...

cell area of 6 1 53 I gates. Figure -t 1 5 shows a lop k\·d ...t.:h1.· matll' ul tilt' ,� ,1cm.
Eni:o<lc_l>cc1,dc
lmilgc_Pi,d�
Bi1_S1rcarn
Re.n.ly_fnr _lnpul
Ou1pu1_Valid

--t

DFS BS Sl'I I IT
Sysll·m

.

Figure -l. 1 5 S1.·hcmatil' or DFS BS SPIHT system
Table 4.2 shows the drnrncterislil:s of the dat.1 sig1rnls. The Encnde_Dccode i npur
signal determines if the dc\'icc is set to perform cni.:oding or lh:cmling. Thi:' signal is �et
to O for encoding and I for decoding. During encoding. hnagc_Pixclri cuntain the input
data lo he encoded and Hit_S1rcam contain the nu1put hit stream to he tran:-.mittcd.
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During dccoding. Hit_Strc;un coru.iin lhc inpul hi1 ,1rc:un 10 he di.'C.:«Klcd and
lm:igc_Pixcb \.·tnllotin 1hc tmlJml rcn111,tnu:1t:d d,11a. Tl1c f Jutp111 Valid l1·1111hhak111µ
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\Ve then extended the ,imul:1tion, for difkrcnl imagc •,ci1.i:,. For lhe...e ,imul1.11ion..,.
we used the Akatel Mietcc 0.7)1 C�IOS h:chnology lihran 166) wi1h a dod, pcri1KI of
50 ns. Figure. .t. 16 and Figure -U 7 ,t10w 1hc total ccll arl'a and 1:11 11,;l t.: �t:k la!t.'IK�

1t1

implement the DFS BS SPIHT ,y,1cm fur a rt.·,our(�·-dri\l'Tl .111d 1im111�-t..lml'n
I'

confieuration
respcctivel,·• .
�
rrilnimizc cell area hy

till'

sharing of common rl·,ou11.:l·,

configuration for 32x32 image pi.xeb w.i� '-Ylllhc,i1.cd lhing

.i

101.1! l·l'II �1rt.·a ul 1 57491

gates with a clod cydc latency of 1 1 6 L·ydcs. The timing·tlrivcn n1nfigur,u1011 1�
synthesized to minimize clock cycle latency. 1 he timing-tlrin·n l'tmfiguration for
32x32 image pixels was synthesized using a 101.al cell area of 1 77965 gatc... with ;.1 dock
il

[ cycle latency of 65 cycles. For a 13% increase in cell area. the dod cyL·lt.· latency nf
'
!',

the timing-driven configuration is almost half 1h.i1 required hy the restlllrL"t.'-drh·cn
configuration. Further explorations in hardware synthcsi!- l'i.111 hc- l'arricd 0111 to oht;1i11 ,1
joint optimization between the cell are.i :.md clock l·yde latenL"y.
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32

Figure 4. 18 shows the breakdown of the cell area in terms of combinational and
The figure shows that the

sequential areas for the resource-driven configuration.

combinational area increases almost as much as the sequential area as the image size
increases. The reason for this is because SYNOPSYS synthesizes memory to static
RAM which is implemented using flip-flops and multiplexers in its cell library. A large
memory bank would require a correspondingly large multiplexer to access the memory
locations. The cell area would be very much reduced by using a RAM component from
an IC vendor.
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Figure 4. 18 Breakdown of cell area showing combinational and sequential areas
Figure 4. 19 further shows the total cell area for different bit widths of the coefficient
memory bank. The figure shows that the cell area does not increase significantly for
larger coefficient bit widths. The increases in the cell areas are due to the additional
flip-flops which are required for storing the increased precision in the coefficient
magnitudes.
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Figure 4. 19 Cell area for different widths of coefficient memory bank

4.6 Conclusions
We have presented two approaches for the hardware implementation of the DFS BS
SPIHT system. The first approach uses a memory bank approach and the second
approach uses a smart pixel (SP) VLSI approach.

We have discussed two

implementation issues. The first issue is the interfacing of the DWT/IDWT processor
with the TS/ITS processor. We have looked at the interfacing of the processors for the
memory bank and SP approaches. For the memory bank approach, the DWT coefficient
arrangement can be converted to the DFS format by using a look-up table (LUT). The
number of entries in the LUT is determined by the size of the subtree. For the SP
approach, a different interfacing scheme is used. Due to the nature of the shifting out of
the bits in the SP array, the original DFS algorithm is modified so that the DFS is
performed on the three orientation branches of the subtree in the First Stage processing.
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The second issue is the distribution of the processing and storage requirements
amongst the DWT/IDWT and TS/ITS processors to achieve an optimal system. To
reduce storage requirements, the coefficient memory bank is used at different stages of
processing to store image pixels or wavelet coefficients. One requirement in the system
is the generation of the MSIG information. The flexibility of the bit stream approach
enables the generation of the MSIG bits before the encoding process. For the SP
approach, the MSIG bits can be directly generated inside each pixel. We have also
discussed the similarity of processing for the TS encoder and decoder. Both the encoder
and decoder use two stages of processing. The First Stage scans from the bottom to the
top of the tree whereas the Second Stage scans from the top to the bottom of the tree.
Although the First Stage is not essential for decoding, it is advantageous to perform the
First Stage scanning to store the MSIG tree structure in the subtree memory bank to
simplify the Second Stage decoding. This does not increase the hardware complexity
significantly because the memory storage is required for encoding.
Finally, we have presented a memory bank implementation of the DFS BS SPIHT
system. The similarity of the encoder and decoder structures enable the construction of
a coding system which can be switched to perform encoding and decoding on the same
device. The flexibility to perform switching between encoding and decoding makes the
coding system very suitable for "encode-decode" applications such as video
communicators. The DFS BS SPIHT system can also be applied to "encode-only"
applications such as digital cameras and satellite imagers.

We have performed

simulations to determine the complexity of the system for different configurations,
image sizes and coefficient bit widths. The DFS BS SPIHT system is suitable for
implementation on DSP processors, FPLDs or VLSI.
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Chapter 5

Applications of the DFS Embedded Wavelet Algorithms
5 . 1 Introduction
Features which are desirable in compression algorithms are high coding
performance, the scalability of the coded bit stream, the robustness of the bit stream
towards storage or transmission errors, the suitability for content-based coding and rate
control schemes and low complexity for hardware implementation. Embedded wavelet
(EW) algorithms give the highest coding performances amongst image coding
algorithms in addition to their natural characteristics for bit stream scalability and rate
control [67]. In the previous chapters, we have discussed the DFS EW algorithms
which have low complexity for hardware implementation while maintaining the natural
advantages of EW coding.
In this chapter, we will look at the applications of the DFS EW algorithms for robust
and content-based coding. The DFS algorithms give high coding performance even
without arithmetic coding and the reordering of the SAQ. The omissions of arithmetic
coding and SAQ reordering in the DFS algorithms were intended to simplify the
hardware implementation. An additional benefit of omitting these modules is that the
bit stream has robustness towards the occurrence of bit errors. We investigate the
robustness of the DFS EZW algorithm. The second application we will look at is for
content-based coding for videoconference and videophone applications.

In such

applications, the normal scene involves a human face occupying the centre of the image
and a background. Content-based coding is an important part of the MPEG-4 coding
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1/'

standard. Each fnune of an inpul video signttl is' ''first segnfonted into a video ohjcct
·,

I'

plane (YOP). We assume the h1cation l)f the face VOP and discuss lhc implementation
of the content-based image compression using the DFS implementation of the Improved
EZW algorilhm.

5.2 Robust Coding
For image or video transmission over a noisy transmission channel, there are two
kinds of noise if a lossy compression technique is used to compress the image or video
before it is transmitted. The first kind of noise is caused by the compression itself
,.,_�hich only encodes the image to an approximated image to be sent through the channel.

,._,,.

<The other kind of noise is due to the occurrence of errors to the information being
transmitted in the noisy channel. Traditionally, these two kinds of noise are handled
" '

separately ir, . (·h e source coding and channel coding stages where the coding in each
stage is optimized according to the corresponding criteria. Another approach is the joint
source and channel coding technique where attempts have been made to o�tain an
optimum tradeoff between source coding accuracy and channel error protection ?nder
1he constraint of a fixed lransmission bandwidlh [68].
During the transmission of the image information in the embedded bit stream using
the EZW algorithm, decoding can be stopped at any point and an approximated image
can be reconstructed based on the information received so far. This characteristic can
also be used in the case that if an error has occurred to the bit stream, then decoding can
be terminated and an approximated image can be reconstructed with less than the
expected resolution. In order to minimize the propagation of errors, the embedded bit
stream can be partitioned into a number of independent bit streams. The partitioned bit
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streams can he scnl lhrough different trnnsmission channels. An error that occurs in nni;
of 1hc bit strcmns will not affect the 01)11:r. The original EZW :1lgorithm will not tolernte
any error in any one of the hit streams an<l it will have to stop decoding the hit !-.tri:am
f

th.U has been af ci:tcd hy an error.
An error occurring in a bit position of the EZW cm:odcd hit stream will lead to
propagation of errors to other parts of the hit stream. Various methods have been
proposed to overcome the propagation of errors. In the Wt)rk reported in 126], the
coefficient tree structure is partitioned into independent subtrees and coc.lcs for these
subtrees are sent through different channels. In this way, an error occurring in one of
the subtrees will not affect the integrity of the other subtrees. In addition, the proposed
method can decode the information already received prior to the occurrence of the error
to recover as much information as possible. Other methods [27], [29] use similar
strategies to isolate the affected part of the codes and decode those not affected.
In this section, we will discuss the error propagation characteristics of each EZW
module and investigate different ways to modify the original EZW algorithm including
the deletions of some of the modules so as to arrive .1t modified algorithms that are
more robust to channel errors. We propose modifications to the original algorithm that
will detect serious transmission errors with additional information and will ignore
transmission errors that only cause local effects.

5.2. 1

Error Characteristics of the DFS EZW Algorithm

With the arithmetic coder (AC) in the EZW system, an error occurring i n any part of
the bit stream will force the AC in the decoder si�e of the system to go out of
synchronization with the AC in the encoder. The EZW algorithm performs a raster scan
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of the cocfticicnls to cswhlish the imccslor.c.Jcsccnd,1111 rcl:11ionship i n the coclfo:ir.:nt
tree slructurc. In c.ach 1x1ss of the scan, this relationship is n:prcscntr.:t.1 i,', the MAP hit
stream. An error rn.:curring in a hit position m.iy corrupt thr.: i nformation ahout the rr.:..1
of the 1rcc. From that point onw:.mls, the tlr.:cmJcr will not hr.: able to dccmk: any furl her
useful information. The dcco<lcr is still .able to detect the occurrence o f ..in error hy the
AC !26J. It may still use information already rcccivc<l

to construct

a decoded im..igc of

less resolution. In the following discussion� we assume that the arithmetic coder is
optional so as to study the effects of an error on the hit stream being transmitted.
Using the DFS representation, the coefficient tree structure is naturally partitioned
into a number o f independent subtrees. These subtrces are encoded separately during
transmission. An error occurring during the transmission of the encoded information in
a pass will only affect che information in a subtree if different physical or logical
channels are used to transmit the information of the subtrecs. Similarly, the decoder
will be able to use already received information to construct image information from the
part of the subtree. Normally, an error occurring in a bit position in the SAQ bit stream
will only affect the corresponding coefficient, i.e. the value of the coefficients may be
i ncreased or decreased. In the EZW system, although an error occurring in SAQ will
f

not affect the decoded structure of the coefficient tree, it will af ect more than one
coefficient because of the SAQ reordering. An error to an approximate bit will c hange
, the value of that coefficient. While the encoder is still using the correct value to order
the approximated bits, the decoder will use the erroneous bit to order the decoded
coefficient values in the decoder. As a result, approximated values will be added to the
wrong coefficients.
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5.2.2

, ,I-

Robust DFS EZW Models

. '- \ Thi1 umlcrlying modilic,1tio11 mmlc to the EZW algorithm to improve its robm,tncss is
to use the Dt-:S 10 partilion !hi: codlkicnl tree into independent suhtrccs where thc MAP
and SAQ bits c;m he sc.•11t through different physical or logit.:al channels. If arithmctil.'.'
coding is performed on the overall hit stream containing both MAP and SAQ, decoding
will stop at or dose to the error point for this suhtrcc. However, this error will not
affect the other subtrccs. If arithmetic coding is applied only to the MAP and no
reordering is <lone on the SAQ, then an error occurring in the SAQ part of the bit stream
will only affect the corresponding coefficient. In this case, the bit errors can be
tolerated and decoding does not need to be stopped.
On the other �and, if only the SAQ is arithmetically coded, an error occurring in
either part of the bit stream may lead to termination of decoding. However, we will
discuss the situation that an error to the MAP part may be tolerated if there is no
structural change to the tree structure. If no arithmetic coding is used, then decoding
can continue i f the error does not lead to the structural change of the MAP. Table 5 . 1
summarizes all the cases where an error to a symbol i n the MAP changes the symbol to
another symbol and their effects. Of the nine cases, the change of a POS symbol to a
NEG symbol and vice versa will not be detected without the AC. The effect of this
error is to change the sign of the coefficient in the decoder and this change of sign will
lead to noise being introduced into the decoded image. Errors leading to the other cases
can be detected if the length of the MAP is known. Assuming the length of the MAP is
known to the decoder, an error causing another symbol to change to the ZTR symbol
and vice versa would be detected within the current MAP. A more serious case, as for
as error detection is concerned, is that an error causes the change of the symbols POS or
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NEG to IZ and vice vcrsu. In this case, the error will 1101 he dclcctcd until the decoding
of the next MAP. In order to detc1.:1 this error effcclivcly, the decoder ah,o needs tu

know 1he length of the SAQ. Tahk· 5.� s11111111:iri1.cs the detection of errors and the
severity if undl'tectcd. The use of the AC tu detect •my error is not listed in the table
t'!Xccpt when the error C<lll only he detected hy it.
Table 5 . 1 Ch,mgc of a MAP symbol lo another symbol by a one-bit error

MAP symbol
POS

NEG
12
2TR

Corrup1cd
symbol

Effect to lhe decoder

NEG
12
2TR
POS
12
2TR
POS
NEG
2TR

The shin of one coeflidcnt is changed to negative
The corresnon<ling SAQ is one hit shorter
The length of MAP is different
The sign of one coefficient is chanue<l to positive
The correspon<lin.2 SAQ is one bit shorter
f
The lenl!.th of MAP is dif erent
The corrcspon<lin.2 SAQ becomes a hit longer
The corr,espon<lino SAQ becomes a bit longer
The k:n°th of MAP is diffcfent

NEG
12

The length of MAP is different

POS

Table 5.2 Error detection of the DFS E2W
An error to
Reordered SAri

,)),.

Detected by

Severity if undetected
Most coefficients in a subtree
The
sign of one coefficient
POS H NEG
Arithmetic coder only
The
magnitude
of
one
Non-reordered SAQ
coefficient
Changing the lengths of SAQs
MAP symbol
i 11 subscquenl passes and
involving IZ
information on one signific:.rnt
Decoder even without AC, but
coefficient
with the lengths of MAP and
Major
corruption to
the
SAQ
MAP symbol
structure of the tree and
involving 2TR
information
on significant
cocfticients

IOI

From Tahlc 5.2. i f the 11pproxi11mtcd hits in the SA() arc reordered, then :m AC cnuld
be used to dclCl'I any error occurring IO it. If arithmc1ic codin!! b not m,cd, the SAC)
should not he rconk�rcd. The most dl',rructivc cases involve the symhol ZTI{ whether it
is 1he original symbol or the corrupted syrnhol. The net effect of thb error is that the
information following this error hccomcs almost random. In 1his case, deem.ling of the
corresponding subtree should he stopped. The less dcs!n1t:tive cases involve the IZ
symbol. I n these cases, the structure of the MAP is not changed, except that the length
of SAQ is one bit d ifferent. I f the decoder can identify that such an error has occurred.
it can still decode the MAPs in subsequent passes but it has to discard all the future
SAQs. Decoding a MAP can only extract the most significant bits of the newly found
significant coefficients.

5.2.3 Simulation Results
In this section, we perform simulations to investigate the robustness and tolerance of
the DFS EZW algorithm to channel noise. In lhe sirnulalions, we di<l not use the AC
and SAQ reorderin g so as to test the tolerance of the algorithm to the POS H NEG
errors and the occurrence of errors to the non-reordered SAQ, i.e. these errors are not
detected. The · coefficient tree structure was r ·rtitioned into independent subtrees using
the DFS representation. Each subtree is coded independently as in [26] and the
embedded bit stream for each subtree is assumed to be sent through separate physical or
virtual transmission channels. Table 5.3 shows the PSNR obtained when one random
f

bit error was substituted for each IOOO SAQ symbols for dif erent bit rates (bpp). The
table shows the total number of SAQ symbols and the total number of SAQ bit errors at
different bit rates. As expected from Table 5.2, since each SAQ bit error affects only
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one cocflicicnl. the PSNR is not much affected hy the SAQ hil errors. Figure 5 . 1 show!-.
1he Lena image .it 1 .0 hpp wilh 23 SAQ hit errors. A PSNR of 34.39 dB wa� ohtaincd.
Table 5.3 Bil errors in SAQ symbols without error detection
bpp
0.25
0.5

1.0

Number of SAQ
symbols

Numhcr of SAQ
hit errors

55 1 1
1 1 227
23493

4
I{)

23

PSNR i<lllJ
without hil
with hit error
error
28.24
28.25
JIJ.88
J0.89
34 .)9
34.39

Figure 5. 1 Lena image at 1.0 bpp with 23 SAQ bit errors: PSNR = 34.39 dB
Similarly, Table 5.4 shows the PSNR obtained when one random bit error was
substituted for each 1000 POS <-> NEG symbols for different bit rates. The random bit
error changed the symbol POS lo the symbol NEG and vice versa. The table shows the
total number of POS/NEG symbols and the total number of POS
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<-> NEG bit errors at

liifft.·rcnt hil rnll'�. A 1..·hangc of lhl' l'(JS ,ymhol to thl' Nl-:<i �ymhol and vicl' ver:-,a wiil

will ht.• introdurt.·d into lhl' dl'rnlbl image. l lowi:vcr, 1hc.: n:�ulh :-.how that al higlu.:r hil
rah.·s. thL' noi�l' in lhL' i111;.1gl' due lo each POS � � ; Nl.:(i hit error i, much reduced. Figure
5.:! shows the Lena image ;ii 1.0 hpp wi1h 22 POS < � > NEG hit error:-.. A PSNR of 34.26
dB was obtained.
Table 5.4 Bit errors in POS H NEG symbob without error detection

bpp

Number of

POS/NEG symbols

Number of
POS H NEG error!-.

0.25
0.5
1 .0

4 1 54
9727
24027

3

I0

22

PSNR (dBJ
withoul bit
error

28.25
30.89
34.39

....
•.

with bit error

28. 1 8
30.61
34.26

Figure 5.2 Lena image at 1 .0 hpp with 22 POS <-> NEG bit errors: PSNR = 34.26 dB
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5.3 Content-Based Coding
In .tpplk:uions whL'n.' lhl' purposl' of lhL' image or vidL'tt j.., to provitlL' fal· c-tu-lacc
interaction al diffL'l"l'lll ends of the L'on1111unication d1anncl. more c.:mpha.., j.., ..,llould hi.:'
pl;,1ccd on lhc human fal'c.: in the image and less 011 1hc b.u:kground. In \'itkm:onlcrc111..:1..·
and \'idt..-ophonc applic,1tion..... the normal .,L'cnc involve..., a human fot.:r.: occupy iug the
centre of the image and a background. While thi.: hackgroumJ serves the purpo..,e of
showing the context of the ovt!r;.1 1! picture. its deli.lib arc lc:-.s important and \'iL'wa:,; arc
normally less interested in its contents . A complete elimination of tht: hackgrnund rn.iy
not be acceptable. Methods have been proposed to allocate more rcsourcr:s to the region
of an image which contains the huma11 face in imcrL"st 1691, 1701, The. ..,cme1hml.., arc
based on analyzing the t, ven image and on locating the face region.
In this section, ,ve propose to use the EZW algori1hm to acc.:o mmodmi.: ccmtent-b,1...,cd
encoding of different regions of an image. Assuming thi.: information ahout where the
region of interest in an image is available, the proposed method applies a :,;caling factor
to the coefficients in the selected region in all the subhands of the rt.!sulting wawld
decomposition. The coeflicicnts are then encoded and transmiued to the other end of
the communication channel. Before the dccmlcd 1.1pproximated coelfo.:ients ,ire inn�rse
wavelet transformed, they are multiplied by the inver:,;e of the corresponding sculing
factor. The advantages of the proposed method arc th;:11 the encoded hit stream dm.•s 1101
lose its embedded and scalable features and thc.!rc will not he serious blocking artifacts
at the boundaries of the scaled up and the background n�gions. The proposed method
can be extended to video coding schemes which arc based on the EZW algorithm.
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"·• ·'"· I

Cuntcnt-Basrtd EZ\V Encoding

Using thc EZW algorithm. lo phu.:,: morL" t:mpha,i, on the rq,dun of intcrc..,I i, lo
inl·rc.1s1..• lhc signifil'OIIH.·c of lhc n1dficic111s in lhal rcl,!ion. Tiu: 1110,1 ... 1raightforward
way to i 11L·rc.tsc the signilkanL·c of !he L'ocfficicnb is to multiply tho'>c coclfo.:ii:11\.\ with
a sc;.d ing fol.'lor lx·forc 1h1..• co.:flkicnt:-. arc suhjl!ctcd to the ,canning hy the EZW
algorithm. In Figurc 53ta). OJh..'c thL' region is determined in the input irn:1ge. the region
is then L'onwrtcd into 1hc corresponding rcgiom. in all thr.:: suhhamb. Figure 5Jfh>

shows the sdcctc<l region of the image in all th1..• subbands for a three scale wa\'clct
decomposition of an image.

•
••

(a) Selected region

\.•

••
••

II
(h) Selected region in thc suhh:.m<ls

Figure 5.3 Sclccled region of an image ;uul its position in the suhhands

;1pplk·alin11. Th1.• l,l\.·alion am! ,i,c- of lhc- f;Kc- n:_;?1011 ;irL" lhc:n tr..111,111111c:d. Ju the: ca,t: nl

once the region i, loG.1tcd ;md i, 1ra,.:�cd hy hoth the L"11L·o1.lc:r ,md tlccrn.kr.

l

.!.
T 11 ('-JI men, 1 ,,n � J
IIJHkl trJn•!LJTm

tJ.:r rr;1 ..r;
Jc1nm1n.111,,n

•

l

S,· :i !1ng lll !J,� re;1"n .!•dl1,1rnt•

,I,
Eni:uJ1ng llf ,:11d!1,:1eni- ti:, rhc EZW �1r,1r11hm
TrJn,m1"wn
DernJ1ng 111,�mhn],

,,

the EZW

,I,
Oc-,oling ol 1a.-c r�·g1,1n ,·,1dl1,·1rnt-

,I,
lllHr1e 11111-llimcn,wnJI 11 J1ckt tran,form

,I,
,\ ppw, 1 nJJll"J
1 mJgc

Figure 5.4 Content-based encoding and decoding of inrngc using the EZW algorithm
The image is then subjected to a lWtHlimensional wavelet dc-cnmposi1ion. Afti:r the
coefficients in the sclectc<l region arc multiplied hy lhi: scaling factor. they ari:
processed by the EZ\V algorithm as if they were normal coefficients from a wawh:t

107

Jccumposilion. There is nu d1ange to the EZW al !,'ori1h111 ihclf aml 1he alJ!orillnn
prrn.luecs the- EZW symhob .tl'l'ording 10 lhl' modified valt1c.., ul' thl· coelficie11h. At the
Jccrnkr end. lill' EZW .. y111h11h arc dt'l.'rnktl.

Bdore lhe decoded \' aluc.., ul

Jill'

l'ut•flkicnb ,arc invcn,c 1rnnsfom1L:d had; into the " fl:tlial domain. the coefficit:nh in Ilic
sdC"l'h.'I.! rl'gion of 1he image in all thl· suhhamb ,ire muhiplic<l hy lhc invcn,c ol lhe
scaling fm:tnr.
I n the sd1emc shown in Figure 5.4, due to the fact that there hus heen an artificial
increase i n the significance of the coeflicienls in the selected region. there may he an
increase in the !lumber of ZTR symbols in the first few passes of the EZW algorithm.
The number of these introduced ZTR symbols depends on 1hc size of the scaling factor.
Let the maximum value of 1he magnitudes of the cocfticienls in the non-selcc.:ted region
be

Cina,,

the maximum value of the magnitudes of the original coefficients III the

selected region be C' 111J, and the scaling facwr be S. After the coeflic.:icnts III the
selected region are multiplied by the scaling factor S. the maximum value is S

* Cm;

1,.

If S * C' max > Cmax, then the threshold value of the EZ\V algorithm is equal to S * C 111,i\
111
111
/ 2:,; where N is the N pass of the coefficients. Let T :;: S * C' nw, / i'. During the N

pass, if T > Cma,, then all the subtrees belonging to the non-selected region have no
significant coefficients and each of these subtrees is encoded by a ZTR symbol. In
general, the number of ZTR symbols is increased if S

5.3.2

* C' ma.� > C

1111".

DFS BS EZW Content-Based Implementation

Figure 5.5(a) shows a three-dimensional represenLation of the wavelet coefficients in
sign-magnitude binary format. The sign bits of the coefficients are processed separ:.1tely
according to the EZW algorithm. I n this binary representation of the magniludcs of the
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coefficients, each bit plane of the subtrees is scanned i n uccessi ve pa ses accordi ng to
the bit stream (BS) version of the DFS EZW al gorithm starting from the most
significant bit plane. If the scali ng factor is of the power of two, the multiplyi ng of the
elected area in all the subbands by the cal i ng factor is equivalent to shifti ng the
ubtrees forward by the log of the sca l i ng factor.

0
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0

0 0
0 0
0 0
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O
U
O
O

I
O
U
O
U

I

I
I
I

I

0
0

(b) Shi fted bit planes

(a) Subtree bit planes

Figure 5 .5 Three-di mensional repre entation of sign-magni tude binary format
Shown i n Figure 5.5(b) i the case where the subtrees for a selected region of the
i mage have been sh i fted forward. Scann i ng of the subtrees starts from the outmost bit
pJane where only the bits for the selected region are pre ent. This a1i-angement avoid
the genera tion of the ZTR symbol a · di cussed in Se tion 5 . 3 . 1 in the case of the
general EZW algorithm. The other feature of th DFS BS EZW i mplementation of
content-ba ed i mage encoding is that the shi fti ng forward of the subtrees can be
performed even after the scanning of the subtrees has
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tarted.

This occur

m

applications where the user at the decoder end of the transmission may request more
information for a selected region to be transmitted.

Using the DFS BS EZW

implementation, the request is translated to just shifting forward of those subtrees
corresponding to the selected region in a new pass of the next bit plane.

5.3.3

Simulation Results

In this section, the DFS BS implementation of the Improved EZW algorithm is used
in simulating the performance of the content-based encoding of an image on the
5 12x5 12 Lena image. Using the face region selected by a rectangle as shown in Figure
5.3(a), Figure 5.6 shows the resulting images using scaling factors as shown in Table
5.5 together with the overall PSNRs. Decoding of the image stopped at the bit rate of
0. 1 bpp. As seen from the figures, the decoded image without content-based encoding
loses sharpness more or less uniformly throughout the image.
Compared to the face region in those decoded images with scaling factors greater
than one, the sharpness of the face region improves with increasing scaling factor, while
the sharpness of the background deteriorates, as well as the overall PSNRs. Although
an abrupt window is used to select the face region, there is no obvious blocking effect at
the boundary between the selected region and the non-selected region. A 'blocking'
effect becomes obvious when the selected region is much clearer than the non-selected
region.
Table 5.5 Overall PSNRs of content-based encoded Lena images at 0. 1 bpp
Scaling factor
PSNR (dB)

1
28.48

1 10

4

26.55

16
23.5 1

(a) Sca l i ng factor is 1 at 0. 1 bpp

(b) Scali ng factor is 4 at 0. 1 bpp

J11

c) Scaling fa tor i J 6 at 0. 1 bpp
Figure 5.6 Content-ba ed decoded Lena i mage at 0. 1 bpp
To how the performance f the prop ed method at very low bit rate. , decoding of
the i ma 0e topped at 0.05 bpp. Figure 5.7 hows the resulti ng i mage and Table 5.6 the
correspondi ng P N Rw ver. u the

a l i ng factor. Without content-ba 'ed encoding, every

part of the i mage i s qually af� cled by U1e low bit rate · u. ed, esp ially the face region
of the i mage a

h wn in Figure 5. 7(a). The harpne.

u i ng a . cal i ng fa tor gr ater than one a

r th face region i i mproved by

hown i n Figure 5. 7( b) and Figure 5.7( ) with

cal i ng factor equal to 4 and 1 6 re p ctively. The race region is even 'harp r in Figure
5 .7(c) than that i n Figure 5.6(a) where there i no c n tent-ba ed needi ng with double
t he bit rate. Fr m the e i mu lation• . a cal i n 0 fact r oJ 1 6 i ncrea e the contra t of
sharpn s b tween th

el cted r gion and U1e background where it become. almo t

unr cognizable.
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Table 5.6 Overall PSN R of content-based encoded Lena i mages at 0.05 bpp
Scal i ng factor
PSN R (dB )

1
26.32

4
24.78

16

2 1 .39

(a) Scali ng factor is l at 0.05 bpp

(b) Scal ing factor i 4 at 0.05 bpp
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(c) Scaling factor i s 1 6 at 0.05 bpp

Figure 5.7 Content-based decoded Lena i mages at 0.05 bpp

5 .4 Concl us ions
In t h i s chapter, we have discussed two appJ jcations for the DFS EW algorithms. The
first appl ication we h ave looked at is for robust coding. We have l ooked into the error
charactetistics of the EZW algotithm. The original EZW algorithm using arithmetic
coding can be used to detect all the en-ors to the transm i tted bit stream. Decoding wi l l
stop and information already recei ved by the decoder can be used to reconstruct an
approxi mated i mage with less resol ution. By partitioning the coefficient tree structure
into independent subtrees using the DFS representation, the effect of an error occuITing
in a subtree is confined to that ubtree only. The origjnal EZW aJgorithrn does not
tolerate any enor in the bit sLTeam because of the AC. We have l isted three other
di fferent cases to apply the AC to part of the bit stream.
different error detection capabil ity and enor tolerance.

1 l4

Each of the cases offer

We have also looked i111u 1hc severi1y of error occurrence to di ffcrcnl parts of the hil
stream and have found 1ha1 1he reordering of the .ipproximatc bits in SAQ will lcud to
more error prop�1gution if 1101 detected. For the MAP, we have arn1lyzr.:d the different
cases when an error rn.:curs to each of the four MAP symhols. ll has been suggc.�tec.l thut
decoding docs not need to be stopped if the error docs not lead to structural change to
the transmitted information about the subtrees. We have found that the effects of bit
errors range from utlCcting only a fraction of the magnitude of a coefficient, the sign of
a coefficient, the length of the SAQ only, and the most serious case, when both the
lenglhs of lhe MAP and SAQ are affecled.
Simulations have been performed to look at the actual behaviours of the various
modifications 10 the EZW algorithm. The first modification was the DFS partitioning
with no AC and no SAQ reordering. This modified configuration has two
characteristics.

It detects the major errors that will lead to error propagation and

tolerales those errors that will only cause localised errors. However, without the AC.
we need 10 assume lhal 1he lenglhs of bolh lhe MAP and SAQ will be avail;1ble to lhe
decoder and they are not subject to errors. Further analysis is required 10 decide if this
information should be incorporated into the source coding or be provided by the channel
coding. The use of this additional information on the lengths of MAP and SAQ may
enable us to identify the errors involving the IZ and ZTR symbols.
The second application we have looked at i s for contentwbased ·coding. We have
presented a new method to implement the approach where a selected region of an image
is to be encoded with more resources. The method is based on the DFS representation
of the EZW algorithm and makes use of the bit stream implementation. The approach is
modular in the sense that the additional feature of contcntwbased encoding and decoding
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is performed by a scparnte function while the modules of the original DFS BS EZW
structure is unchmtged. The DFS BS .o,;uhtrcc representation c,f th�'. wavelet C(Jcfficicnts
also makes it possihlc for implementing scaling factors which arc powers of two by
simply shifting the suhtrccs to increase the significance o f the corresponding
coefficients al the encoder. At the decoder, the suhtrces arc shifted in the reverse
direction before the coefficients arc inverse wavelet transformed. This simple shiliing
of the subtrees is useful for interactive selection of regions in an image to be given more
resources even when some of the bit planes have been transmitted. The other advantage
of the proposed method is its adaptability in that the sharpness of the background as
well as the selected region can be improved with higher bit rates which can be
determined during encoding or decoding.
Simulation results have confirmed that the proposed method gives a much clearer
image in the selected region at the expense of losing sha.rpness in the background region
as well as a drop in the overall PSNR. However, the method does not produce any
obvious blocking artifacts apart from an increase in contrast of the sharpness between
the selected region and the background with a large scaling factor. The contrast in
sharpness can be improved by using multiple regions around the target region with
progressively decreasing scaling factors.
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Chapter 6

Conclusions and Future Work
6. 1 Conclusions
We began this thesis by asking the question whether a single coding algorithm can
be designed to meet the diverse requirements for image communication over wireless
transmission channels. Embedded wavelet (EW) algorithms show much potential to
meet the requirements of high coding performance, bit stream scalability and robustness
to transmission errors. Other desirable features are low complexity architectures and
suitability for content-based coding schemes. The barrier impeding the potential of EW
''

algorithms are tree searching (TS) schemes which can be efficiently implemented in
hardware. There are two approaches for TS architectures: iterative or noniterative. The
noniterative architectures suffer from misprediction.

The complexity in the

implementation of iterative TS arch itectures i s that it requires keeping track of the
significance of the descendant nodes.
I n this work, we focused on iterative TS schemes and used a top-down design
methodology beginning from the investigatio n of the original EW algorithms. We
looked at variations in EW algorithms and i demified four variations i n which the
algorithms differ from one another. The algorithms differ in the tree structure, the
search strategy, the coding scheme and the output scheme. One search strategy is the
depth-first search (DFS).
implementation.

The DFS gives several advantages for hardware

The DFS algorithms have low storage requirements, simple

computations and allows for efficient addressing of the nodes in the tree structure. We
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performed simulations to i.:omp<irc the DFS variants with ils original algorilhms :111d
found !hill the i.:oding pcrformani.:c is only slightly lower than the original algorith1m,.
Furthermore, the pcrformani.:c of the DFS SPII-IT variant without aritlum:tk i.:oding is
almost i.:omparablc to the performance of the complete EZW algorithm with arithmetic
coding. A comparison with the WVQ algorithm [331 shows that the pcrforrmmcc of the
DFS SPIHT algorithm is higher than the WVQ algorithm at high bit rates and is
comparable to the WVQ algorithm at lower bit rates.
At the architecture level. the DFS allows for novel bit stream (BS) TS architectures
where the magnitude bits are not stored and are processed as they flow through the
architecture resulting in fast architectures with minimal storage and low complexity.
Two stages are required i n the processing. In the First Stage, the coefficient tree is
scanned from the bottom to the top of the tree and the significance information is
propagated from the leaves to the roots. The Second Stage scans the tree from the top
to the bottom of the tree and performs lhe coding. The DFS performs a natural
partitioning of the coefficient tree into subtrees which can be processed in parallel for
faster processing or to meet a target bit rate. Parallel processing can also be used to
lower the clock frequency to reduce the overall power consumption of the architecture.
Another advantage of the parallel DFS architecture is that it provides options to output
in different formats to increase coding performance.
The DWT/IDWT and TS/ITS processors can be combined lo form a single
architectural structure for implementation. The processing and storuge requirements arc
distributed amongst the processors to achieve an optimal system. The similarity of the
encoder and decoder structures enable the construction of a coding system which can be
switched to perform encoding and decoding _on the same device. We have performed
118

simulations to determine the complexity of the sys1cm for diffcrcnl conliguralions,
l

image sizes and cocf icicnt hit widlhs. The DFS BS SPIJ-IT system is sui1ahle for
implementalion on DSP processors, field progrnmmahle log!c devices or VLSI and i. .,.i
promising solution for re.ii-time video coding •1pplications in general and for portahlc
video cormnunicators in particular.
We have looked at two applications for 1hc DFS EW algorithms.

The DFS

algorithms have robustness to transmission errors by not performing SAQ reordering
and arithmetic coding. The DFS algorithms can accommodate content-based coding by
shifting the subtree bitplanes before the encoding process.

6.2 Future Work
The work presented in this thesis can be extended i n the following ways. Firstly. the
DFS algorithms and architectures can be extended to accommodate motion
compensation schemes for coding of colour video images 171 J using. newer biorthogonal
" ·.

wavelet filters [72J. We have performed initial work on applying. a winner-take-all
artificial neural network for motion compensation schemes for 1hc DFS algorithms [9J.
Initi°al simulations show the polential of this approach.

Secondly. the DFS EW

algorithms with its corresponding bit stream architectures form a good foundation for
video communicators. The rnOustness and content-based coding schemes could fcmn
the front-end and the back-end of the DFS EW system as shown in Figure 6. I . The
front-end module performs the image segmentation for the system. The hack-end error
protection module protects the MAP bits for transmission. The SAQ bits do not have to
be protected for transmission.

1 19

Image
Scgnu.•n1:.1tion

IJl;S HS
Emhci.li.lcll
\\'a,·ck1 Sy.-.1cm

MAI' hi1..
�

Error
l'n11ccti,111

S,\<) hi1 ..

Figure 6. 1 DFS BS EW sys1c111 wilh inmgc scgmcnt.ition :m<l error protection modules
Thirdly. the DFS traversal scheme can he extended to accommodate the searching of
non-regular lrt..'C structures such as 1hose resulting from decomposition using the <liM.:rctc
wavelet packct trnnsforrn. An EW algorithm which w,cs non-regular tree structures is
lhe Space-Frequency Quantization (SFQ) algorithm I 1 8 J. Fourthly. the work in this
thesis can be improved using techniques used in the Embedded Block Coding with
Op1imized Trunca1ion (EBCOT) algori1hm [731 which is use<l in 1he JPEG2000
slandard.

The EBCOT algorilhm a<l<ls lhe feature of spalial scalabilily lo EW

algorithms.
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